{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T20:36:49Z","timestamp":1771706209458,"version":"3.50.1"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/isscc.2012.6177037","type":"proceedings-article","created":{"date-parts":[[2012,4,5]],"date-time":"2012-04-05T17:40:15Z","timestamp":1333647615000},"page":"338-340","source":"Crossref","is-referenced-by-count":27,"title":["A 2.4GHz sub-harmonically injection-locked PLL with self-calibrated injection timing"],"prefix":"10.1109","author":[{"given":"Yi-Chieh","family":"Huang","sequence":"first","affiliation":[]},{"given":"Shen-Iuan","family":"Liu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"1539","DOI":"10.1109\/JSSC.2009.2016701","article-title":"Study of Subharmonically Injection-Locked PLLs","volume":"44","author":"lee","year":"2009","journal-title":"IEEE J Solid-State Circuits"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804339"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746232"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917372"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746400"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2015816"},{"key":"4","first-page":"392","article-title":"A 2.2GHz 7.6mW Sub-Sampling PLL with.126dBc\/Hz in-Band Phase Noise and 0.15psrms Jitter in 0.18?m CMOS","author":"gao","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917405"},{"key":"8","first-page":"56","article-title":"A 0.2-2GHz 12mW multiplying DLL for low-jitter clock synthesis in highly-integrated data-communication chips","author":"farjad-rad","year":"2002","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2012 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2012,2,19]]},"end":{"date-parts":[[2012,2,23]]}},"container-title":["2012 IEEE International Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171933\/6176863\/06177037.pdf?arnumber=6177037","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T16:57:08Z","timestamp":1497977828000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6177037\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/isscc.2012.6177037","relation":{},"subject":[],"published":{"date-parts":[[2012,2]]}}}