{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T14:05:08Z","timestamp":1787061908935,"version":"build-2736575974"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/isscc.2012.6177074","type":"proceedings-article","created":{"date-parts":[[2012,4,5]],"date-time":"2012-04-05T13:40:15Z","timestamp":1333633215000},"page":"424-426","source":"Crossref","is-referenced-by-count":14,"title":["Over-10×-extended-lifetime 76%-reduced-error solid-state drives (SSDs) with error-prediction LDPC architecture and error-recovery scheme"],"prefix":"10.1109","author":[{"given":"Shuhei","family":"Tanakamaru","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuki","family":"Yanagihara","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ken","family":"Takeuchi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"3","first-page":"196","article-title":"A 21nm High Performance 64Gb MLC NAND Flash Memory with 400MB\/s Asynchronous Toggle DDR Interface","author":"kim","year":"2011","journal-title":"Symposium on VLSI Circuits Dig Tech Papers"},{"key":"2","article-title":"Low Density Parity Check (LDPC) Codes and the NEED for Stronger ECC","author":"motwani","year":"0","journal-title":"Flash Memory Summit 2011"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/55.998871"},{"key":"7","article-title":"High-Efficiency SSD for Reliable Data Storage Systems","author":"yang","year":"0","journal-title":"Flash Memory Summit 2011"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173372"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746283"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071990"},{"key":"8","article-title":"LDPC Error Correction Using Probability Processing Circuits","author":"vigoda","year":"0","journal-title":"Flash Memory Summit 2010"}],"event":{"name":"2012 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2012,2,19]]},"end":{"date-parts":[[2012,2,23]]}},"container-title":["2012 IEEE International Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171933\/6176863\/06177074.pdf?arnumber=6177074","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T15:19:06Z","timestamp":1490109546000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6177074\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isscc.2012.6177074","relation":{},"subject":[],"published":{"date-parts":[[2012,2]]}}}