{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T14:19:10Z","timestamp":1772893150664,"version":"3.50.1"},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/isscc.2012.6177078","type":"proceedings-article","created":{"date-parts":[[2012,4,5]],"date-time":"2012-04-05T13:40:15Z","timestamp":1333633215000},"page":"432-434","source":"Crossref","is-referenced-by-count":87,"title":["An 8Mb multi-layered cross-point ReRAM macro with 443MB\/s write throughput"],"prefix":"10.1109","author":[{"given":"Akifumi","family":"Kawahara","sequence":"first","affiliation":[]},{"given":"Ryotaro","family":"Azuma","sequence":"additional","affiliation":[]},{"given":"Yuuichirou","family":"Ikeda","sequence":"additional","affiliation":[]},{"given":"Ken","family":"Kawai","sequence":"additional","affiliation":[]},{"given":"Yoshikazu","family":"Katoh","sequence":"additional","affiliation":[]},{"given":"Kouhei","family":"Tanabe","sequence":"additional","affiliation":[]},{"given":"Toshihiro","family":"Nakamura","sequence":"additional","affiliation":[]},{"given":"Yoshihiko","family":"Sumimoto","sequence":"additional","affiliation":[]},{"given":"Naoki","family":"Yamada","sequence":"additional","affiliation":[]},{"given":"Nobuyuki","family":"Nakai","sequence":"additional","affiliation":[]},{"given":"Shoji","family":"Sakamoto","sequence":"additional","affiliation":[]},{"given":"Yukio","family":"Hayakawa","sequence":"additional","affiliation":[]},{"given":"Kiyotaka","family":"Tsuji","sequence":"additional","affiliation":[]},{"given":"Shinichi","family":"Yoneda","sequence":"additional","affiliation":[]},{"given":"Atsushi","family":"Himeno","sequence":"additional","affiliation":[]},{"given":"Ken-ichi","family":"Origasa","sequence":"additional","affiliation":[]},{"given":"Kazuhiko","family":"Shimakawa","sequence":"additional","affiliation":[]},{"given":"Takeshi","family":"Takagi","sequence":"additional","affiliation":[]},{"given":"Takumi","family":"Mikawa","sequence":"additional","affiliation":[]},{"given":"Kunitoshi","family":"Aono","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"500","article-title":"A 58nm 1.8V 1Gb PRAM with 6.4MB\/s Program BW","author":"chung","year":"2011","journal-title":"ISSCC Dig Tech Papers"},{"key":"2","first-page":"260","article-title":"A 0.13?m 64Mb Multi-Layered Conductive Metal-Oxide Memory","author":"chevallier","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"1","first-page":"210","article-title":"A 4Mb Conductive-Bridge Resistive Memory with 2.3GB\/s Read-Throughput and 216MB\/s Program-Throughput","author":"otsuka","year":"2011","journal-title":"ISSCC Dig Tech Papers"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796676"}],"event":{"name":"2012 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2012,2,19]]},"end":{"date-parts":[[2012,2,23]]}},"container-title":["2012 IEEE International Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171933\/6176863\/06177078.pdf?arnumber=6177078","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T15:14:27Z","timestamp":1490109267000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6177078\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/isscc.2012.6177078","relation":{},"subject":[],"published":{"date-parts":[[2012,2]]}}}