{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T10:09:56Z","timestamp":1725703796057},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/isscc.2012.6177098","type":"proceedings-article","created":{"date-parts":[[2012,4,5]],"date-time":"2012-04-05T17:40:15Z","timestamp":1333647615000},"page":"478-480","source":"Crossref","is-referenced-by-count":8,"title":["A 4.5Tb\/s 3.4Tb\/s\/W 64×64 switch fabric with self-updating least-recently-granted priority and quality-of-service arbitration in 45nm CMOS"],"prefix":"10.1109","author":[{"given":"Sudhir","family":"Satpathy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Korey","family":"Sewell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Manville","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yen-Po","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ronald","family":"Dreslinski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Trevor","family":"Mudge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"79","article-title":"A 2Tb\/s 6x4 Mesh Network with DVFS and 2.3Tb\/s\/W router in 45nm CMOS","author":"salihundam","year":"2010","journal-title":"IEEE Symp VLSI Circuits"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034076"},{"key":"1","first-page":"88","article-title":"Tile64 Processor: A 64-Core SoC with Mesh Interconnnect","author":"bell","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"7","first-page":"509","article-title":"Probabilistic Distance-based Arbitration: Providing Equality of Service for Many-core CMPs","author":"lee","year":"2010","journal-title":"Int Symp Microarchitecture"},{"key":"6","first-page":"81","article-title":"A 1.07 Tb\/s 128x128 Swizzle network for SIMD Processors","author":"satpathy","year":"2010","journal-title":"IEEE Symp VLSI Circuits"},{"key":"5","first-page":"180","article-title":"SWIFT: A 2.1Tb\/s 32x32 Self-Arbitrating Manycore Interconnect Fabric","author":"satpathy","year":"2011","journal-title":"IEEE Symp VLSI Circuits"},{"key":"4","first-page":"110","article-title":"A 4.1 Tb\/s Bisection-Bandwidth 560Gb\/s\/W Streaming Circuit-Switched 8x8 Mesh Network-on-Chip in 45nm CMOS","author":"anders","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342758"}],"event":{"name":"2012 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2012,2,19]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2012,2,23]]}},"container-title":["2012 IEEE International Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171933\/6176863\/06177098.pdf?arnumber=6177098","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T16:58:51Z","timestamp":1490115531000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6177098\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isscc.2012.6177098","relation":{},"subject":[],"published":{"date-parts":[[2012,2]]}}}