{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T16:07:01Z","timestamp":1725811621220},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/isscc.2012.6177102","type":"proceedings-article","created":{"date-parts":[[2012,4,5]],"date-time":"2012-04-05T13:40:15Z","timestamp":1333633215000},"page":"486-488","source":"Crossref","is-referenced-by-count":24,"title":["13% Power reduction in 16b integer unit in 40nm CMOS by adaptive power supply voltage control with parity-based error prediction and detection (PEPD) and fully integrated digital LDO"],"prefix":"10.1109","author":[{"given":"Koji","family":"Hirairi","sequence":"first","affiliation":[]},{"given":"Yasuyuki","family":"Okuma","sequence":"additional","affiliation":[]},{"given":"Hiroshi","family":"Fuketa","sequence":"additional","affiliation":[]},{"given":"Tadashi","family":"Yasufuku","sequence":"additional","affiliation":[]},{"given":"Makoto","family":"Takamiya","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Nomura","sequence":"additional","affiliation":[]},{"given":"Hirofumi","family":"Shinohara","sequence":"additional","affiliation":[]},{"given":"Takayasu","family":"Sakurai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373464"},{"key":"2","first-page":"323","article-title":"0.5-V Input Digital LDO with 98.7% Current Efficiency and 2.7-mA Quiescent Current in 65nm CMOS","author":"okuma","year":"2010","journal-title":"IEEE Custom Integrated Circuits Conf"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560251"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993630"}],"event":{"name":"2012 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2012,2,19]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2012,2,23]]}},"container-title":["2012 IEEE International Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171933\/6176863\/06177102.pdf?arnumber=6177102","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T12:58:51Z","timestamp":1490101131000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6177102\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/isscc.2012.6177102","relation":{},"subject":[],"published":{"date-parts":[[2012,2]]}}}