{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T04:27:45Z","timestamp":1725424065041},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/isscc.2013.6487631","type":"proceedings-article","created":{"date-parts":[[2013,4,5]],"date-time":"2013-04-05T20:58:31Z","timestamp":1365195511000},"page":"48-49","source":"Crossref","is-referenced-by-count":4,"title":["3.6GHz 16-core SPARC SoC processor in 28nm"],"prefix":"10.1109","author":[{"given":"J.","family":"Hart","sequence":"first","affiliation":[]},{"given":"S.","family":"Butler","sequence":"additional","affiliation":[]},{"family":"Hoyeol Cho","sequence":"additional","affiliation":[]},{"family":"Yuefei Ge","sequence":"additional","affiliation":[]},{"given":"G.","family":"Gruber","sequence":"additional","affiliation":[]},{"family":"Dawei Huang","sequence":"additional","affiliation":[]},{"family":"Changku Hwang","sequence":"additional","affiliation":[]},{"given":"D.","family":"Jian","sequence":"additional","affiliation":[]},{"given":"T.","family":"Johnson","sequence":"additional","affiliation":[]},{"given":"G.","family":"Konstadinidis","sequence":"additional","affiliation":[]},{"given":"L.","family":"Kwong","sequence":"additional","affiliation":[]},{"given":"R.","family":"Masleid","sequence":"additional","affiliation":[]},{"given":"U.","family":"Nawathe","sequence":"additional","affiliation":[]},{"given":"A.","family":"Ramachandran","sequence":"additional","affiliation":[]},{"family":"Yongning Sheng","sequence":"additional","affiliation":[]},{"given":"J. L.","family":"Shin","sequence":"additional","affiliation":[]},{"given":"S.","family":"Turullois","sequence":"additional","affiliation":[]},{"family":"Zuxu Qin","sequence":"additional","affiliation":[]},{"family":"King Yen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","article-title":"T4: A highly threaded server-on - A-chip with native support or heterogeneous computing","author":"golla","year":"2011","journal-title":"Hot Chips Symposium"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176878"},{"key":"1","article-title":"16-core sparc t5 cmt processor with glueless 1-hop scaling to 8-sockets","author":"turullols","year":"2012","journal-title":"Hot Chips Symposium"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746315"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885049"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910967"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2080491"}],"event":{"name":"2013 IEEE International Solid-State Circuits Conference (ISSCC 2013)","start":{"date-parts":[[2013,2,17]]},"location":"San Francisco, CA","end":{"date-parts":[[2013,2,21]]}},"container-title":["2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6480926\/6487590\/06487631.pdf?arnumber=6487631","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T18:36:53Z","timestamp":1490207813000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6487631\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isscc.2013.6487631","relation":{},"subject":[],"published":{"date-parts":[[2013,2]]}}}