{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,30]],"date-time":"2025-06-30T12:25:24Z","timestamp":1751286324906},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/isscc.2013.6487663","type":"proceedings-article","created":{"date-parts":[[2013,4,5]],"date-time":"2013-04-05T20:58:31Z","timestamp":1365195511000},"page":"120-121","source":"Crossref","is-referenced-by-count":10,"title":["100Gb\/s ethernet chipsets in 65nm CMOS technology"],"prefix":"10.1109","author":[{"family":"Jhih-Yu Jiang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ping-Chuan Chiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Hao-Wei Hung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chen-Lun Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ty Yoon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jri Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"366","article-title":"A 20gb\/s full-rate linear cdr circuit with automatic frequency acquisition","author":"lee","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"2","first-page":"374","article-title":"A 2\ufffd25gb\/s deserializer with 2:5 dmux for 100gb\/s ethernet applications","author":"wu","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"1","first-page":"50","article-title":"A 21-gb\/s 87-mw transceiver with ffe\/dfe\/linear equalizer in 65-nm cmos technology","author":"wang","year":"2009","journal-title":"IEEE Symp VLSI Circuits"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243812"},{"key":"6","first-page":"418","article-title":"25Gb\/s 3.6pj\/b and 15gb\/s 1.37pj\/b vcsel-based optical links in 90nm cmos","author":"proesel","year":"2012","journal-title":"ISSCC Dig Tech Papers"},{"key":"5","first-page":"92","article-title":"A 20-gb\/s adaptive equalizer in 0.13-?m cmos technology","author":"lee","year":"2006","journal-title":"ISSCC Dig Tech Papers"},{"key":"4","first-page":"92","article-title":"Subharmonically injection-locked plls for ultra-low- noise clock generation","author":"lee","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746258"}],"event":{"name":"2013 IEEE International Solid-State Circuits Conference (ISSCC 2013)","start":{"date-parts":[[2013,2,17]]},"location":"San Francisco, CA","end":{"date-parts":[[2013,2,21]]}},"container-title":["2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6480926\/6487590\/06487663.pdf?arnumber=6487663","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T18:51:34Z","timestamp":1490208694000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6487663\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isscc.2013.6487663","relation":{},"subject":[],"published":{"date-parts":[[2013,2]]}}}