{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T11:52:26Z","timestamp":1725709946793},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/isscc.2013.6487720","type":"proceedings-article","created":{"date-parts":[[2013,4,5]],"date-time":"2013-04-05T16:58:31Z","timestamp":1365181111000},"page":"248-249","source":"Crossref","is-referenced-by-count":5,"title":["A 0.022mm<sup>2<\/sup> 970µW dual-loop injection-locked PLL with −243dB FOM using synthesizable all-digital PVT calibration circuits"],"prefix":"10.1109","author":[{"family":"Wei Deng","sequence":"first","affiliation":[]},{"given":"A.","family":"Musa","sequence":"additional","affiliation":[]},{"given":"T.","family":"Siriburanon","sequence":"additional","affiliation":[]},{"given":"M.","family":"Miyahara","sequence":"additional","affiliation":[]},{"given":"K.","family":"Okada","sequence":"additional","affiliation":[]},{"given":"A.","family":"Matsuzawa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/JSSC.2009.2016701"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/JSSC.2008.917372"},{"key":"1","first-page":"242","article-title":"A 1.5ghz 890?w digital mdll with 400fsrms integrated jitter,-55.6dbc reference spur and 20fs\/mv supply-noise sensitivity using 1b tdc","author":"elshazly","year":"2012","journal-title":"ISSCC Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ISSCC.2011.5746232"},{"key":"4","first-page":"392","article-title":"A 2.2ghz 7.6mw sub-sampling pll with-126dbc\/hz in-band phase noise and 0.15psrms jitter in 0.18?m cmos","author":"xiang","year":"2009","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2013 IEEE International Solid-State Circuits Conference (ISSCC 2013)","start":{"date-parts":[[2013,2,17]]},"location":"San Francisco, CA","end":{"date-parts":[[2013,2,21]]}},"container-title":["2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6480926\/6487590\/06487720.pdf?arnumber=6487720","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T14:06:38Z","timestamp":1490191598000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6487720\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2013.6487720","relation":{},"subject":[],"published":{"date-parts":[[2013,2]]}}}