{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:55:07Z","timestamp":1759146907279,"version":"3.28.0"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/isscc.2013.6487721","type":"proceedings-article","created":{"date-parts":[[2013,4,5]],"date-time":"2013-04-05T16:58:31Z","timestamp":1365181111000},"page":"250-251","source":"Crossref","is-referenced-by-count":4,"title":["A 0.032mm<sup>2<\/sup> 3.1mW synthesized pixel clock generator with 30ps<inf>rms<\/inf> integrated jitter and 10-to-630MHz DCO tuning range"],"prefix":"10.1109","author":[{"family":"Wooseok Kim","sequence":"first","affiliation":[]},{"family":"Jaejin Park","sequence":"additional","affiliation":[]},{"family":"Jihyun Kim","sequence":"additional","affiliation":[]},{"family":"Taeik Kim","sequence":"additional","affiliation":[]},{"family":"HoJin Park","sequence":"additional","affiliation":[]},{"family":"DeogKyoon Jeong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.903782"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055347"},{"key":"1","first-page":"111","article-title":"A pvt-Tolerant low-1\/f noise dual-loop hybrid pll in 0.18?m cmos","author":"lee","year":"2006","journal-title":"ISSCC Dig Tech Papers"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2160789"},{"key":"4","doi-asserted-by":"crossref","first-page":"430","DOI":"10.1109\/TCSII.2010.2048358","article-title":"A two-cycle lock-in time adpll design based on a frequency estimation algorithm","volume":"57","author":"wu","year":"2010","journal-title":"IEEE Trans Circuits and Systems-II"}],"event":{"name":"2013 IEEE International Solid-State Circuits Conference (ISSCC 2013)","start":{"date-parts":[[2013,2,17]]},"location":"San Francisco, CA","end":{"date-parts":[[2013,2,21]]}},"container-title":["2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6480926\/6487590\/06487721.pdf?arnumber=6487721","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T06:54:54Z","timestamp":1498028094000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6487721\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2013.6487721","relation":{},"subject":[],"published":{"date-parts":[[2013,2]]}}}