{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T18:40:03Z","timestamp":1746038403985},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/isscc.2013.6487749","type":"proceedings-article","created":{"date-parts":[[2013,4,5]],"date-time":"2013-04-05T16:58:31Z","timestamp":1365181111000},"page":"312-313","source":"Crossref","is-referenced-by-count":2,"title":["An adaptive-bandwidth PLL for avoiding noise interference and DFE-less fast precharge sampling for over 10Gb\/s\/pin graphics DRAM interface"],"prefix":"10.1109","author":[{"family":"Junyoung Song","sequence":"first","affiliation":[]},{"family":"Hyun-Woo Lee","sequence":"additional","affiliation":[]},{"family":"Soo-Bin Lim","sequence":"additional","affiliation":[]},{"family":"Sewook Hwang","sequence":"additional","affiliation":[]},{"family":"Yunsaing Kim","sequence":"additional","affiliation":[]},{"family":"Young-Jung Choi","sequence":"additional","affiliation":[]},{"family":"Byong-Tae Chung","sequence":"additional","affiliation":[]},{"family":"Chulwoo Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"452","article-title":"A 27gb\/s forwarded-clock i\/o receiver using an injection-locked lc-dco in 45nm cmos","author":"o'mahony","year":"2008","journal-title":"ISSCC Dig of Tech Papers"},{"key":"2","first-page":"140","article-title":"An 1.6v 3.3gbps dual-mode phase and delay locked loop using power noise management technique with unregulated power supply for pseudo-rank dram in 54nm cmos technology","author":"lee","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746414"},{"key":"5","first-page":"278","article-title":"A 60nm 6gb\/s\/pin gddr5 graphics dram with multifaceted clocking and isi\/ssn-reduction techniques","author":"bae","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034417"}],"event":{"name":"2013 IEEE International Solid-State Circuits Conference (ISSCC 2013)","start":{"date-parts":[[2013,2,17]]},"location":"San Francisco, CA","end":{"date-parts":[[2013,2,21]]}},"container-title":["2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6480926\/6487590\/06487749.pdf?arnumber=6487749","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T14:04:06Z","timestamp":1490191446000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6487749\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2013.6487749","relation":{},"subject":[],"published":{"date-parts":[[2013,2]]}}}