{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T15:50:22Z","timestamp":1774540222566,"version":"3.50.1"},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/isscc.2013.6487750","type":"proceedings-article","created":{"date-parts":[[2013,4,5]],"date-time":"2013-04-05T20:58:31Z","timestamp":1365195511000},"page":"316-317","source":"Crossref","is-referenced-by-count":24,"title":["A 20nm 112Mb SRAM in High-к metal-gate with assist circuitry for low-leakage and low-V<inf>MIN<\/inf> applications"],"prefix":"10.1109","author":[{"given":"J.","family":"Chang","sequence":"first","affiliation":[]},{"family":"Yen-Huei Chen","sequence":"additional","affiliation":[]},{"given":"H.","family":"Cheng","sequence":"additional","affiliation":[]},{"family":"Wei-Min Chan","sequence":"additional","affiliation":[]},{"family":"Hung-Jen Liao","sequence":"additional","affiliation":[]},{"given":"Q.","family":"Li","sequence":"additional","affiliation":[]},{"given":"S.","family":"Chang","sequence":"additional","affiliation":[]},{"given":"S.","family":"Natarajan","sequence":"additional","affiliation":[]},{"given":"R.","family":"Lee","sequence":"additional","affiliation":[]},{"family":"Ping-Wei Wang","sequence":"additional","affiliation":[]},{"family":"Shyue-Shyh Lin","sequence":"additional","affiliation":[]},{"family":"Chung-Cheng Wu","sequence":"additional","affiliation":[]},{"family":"Kuan-Lun Cheng","sequence":"additional","affiliation":[]},{"family":"Min Cao","sequence":"additional","affiliation":[]},{"given":"G. H.","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131655"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560336"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586011"},{"key":"4","first-page":"230","article-title":"A 4.6ghz 162mb sram design in 22nm tri-gate cmos technology with integrated active vmin-enhancing assist circuitry","author":"karl","year":"2012","journal-title":"ISSCC Digest of Technical Papers"}],"event":{"name":"2013 IEEE International Solid-State Circuits Conference (ISSCC 2013)","location":"San Francisco, CA","start":{"date-parts":[[2013,2,17]]},"end":{"date-parts":[[2013,2,21]]}},"container-title":["2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6480926\/6487590\/06487750.pdf?arnumber=6487750","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T18:04:07Z","timestamp":1490205847000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6487750\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/isscc.2013.6487750","relation":{},"subject":[],"published":{"date-parts":[[2013,2]]}}}