{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:22:02Z","timestamp":1730276522588,"version":"3.28.0"},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/isscc.2013.6487754","type":"proceedings-article","created":{"date-parts":[[2013,4,5]],"date-time":"2013-04-05T16:58:31Z","timestamp":1365181111000},"page":"324-325","source":"Crossref","is-referenced-by-count":1,"title":["7GHz L1 cache SRAMs for the 32nm zEnterprise™ EC12 processor"],"prefix":"10.1109","author":[{"given":"J. D.","family":"Davis","sequence":"first","affiliation":[]},{"given":"P. A.","family":"Bunce","sequence":"additional","affiliation":[]},{"given":"D. M.","family":"Henderson","sequence":"additional","affiliation":[]},{"given":"Y. H.","family":"Chan","sequence":"additional","affiliation":[]},{"given":"U.","family":"Srinivasan","sequence":"additional","affiliation":[]},{"given":"D.","family":"Rodko","sequence":"additional","affiliation":[]},{"given":"P.","family":"Patel","sequence":"additional","affiliation":[]},{"given":"T. J.","family":"Knips","sequence":"additional","affiliation":[]},{"given":"T.","family":"Werner","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746224"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433849"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1016568.1016576"},{"key":"4","first-page":"151","article-title":"Circuit and physical design implementation of the microprocessor chip for the zenterprise system,\" solid-state circuits","volume":"47","author":"warnock","year":"2012","journal-title":"IEEE Journal of"}],"event":{"name":"2013 IEEE International Solid-State Circuits Conference (ISSCC 2013)","start":{"date-parts":[[2013,2,17]]},"location":"San Francisco, CA","end":{"date-parts":[[2013,2,21]]}},"container-title":["2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6480926\/6487590\/06487754.pdf?arnumber=6487754","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T14:04:07Z","timestamp":1490191447000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6487754\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/isscc.2013.6487754","relation":{},"subject":[],"published":{"date-parts":[[2013,2]]}}}