{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,22]],"date-time":"2025-11-22T11:00:01Z","timestamp":1763809201928},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/isscc.2013.6487787","type":"proceedings-article","created":{"date-parts":[[2013,4,5]],"date-time":"2013-04-05T20:58:31Z","timestamp":1365195511000},"page":"400-401","source":"Crossref","is-referenced-by-count":4,"title":["A 0.1pJ\/b 5-to-10Gb\/s charge-recycling stacked low-power I\/O for on-chip signaling in 45nm CMOS SOI"],"prefix":"10.1109","author":[{"family":"Yong Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ping-Hsuan Hsieh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Seongwon Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jae-sun Seo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Montoye","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Tierno","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Friedman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433993"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047458"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2036761"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.925403"},{"key":"6","first-page":"142","article-title":"A compact low-power 3d i\/o in 45nm cmos","author":"liu","year":"2012","journal-title":"ISSCC Dig Tech Papers"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746260"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874314"},{"key":"9","first-page":"55","article-title":"A fully-integrated switched-capacitor 2:1 voltage converter with regulation capability and 90% efficiency at 2.3a\/mm2","author":"chang","year":"2010","journal-title":"Dig Symp VLSI Circuits"},{"key":"8","first-page":"274","article-title":"Dual-loop system of distributed microregulators with high dc accuracy, load response time below 500ps, and 85mv dropout voltage","author":"deniz","year":"2011","journal-title":"Dig Symp VLSI Circuits"}],"event":{"name":"2013 IEEE International Solid-State Circuits Conference (ISSCC 2013)","start":{"date-parts":[[2013,2,17]]},"location":"San Francisco, CA","end":{"date-parts":[[2013,2,21]]}},"container-title":["2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6480926\/6487590\/06487787.pdf?arnumber=6487787","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T18:36:41Z","timestamp":1490207801000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6487787\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/isscc.2013.6487787","relation":{},"subject":[],"published":{"date-parts":[[2013,2]]}}}