{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,10]],"date-time":"2026-05-10T03:30:50Z","timestamp":1778383850306,"version":"3.51.4"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/isscc.2013.6487802","type":"proceedings-article","created":{"date-parts":[[2013,4,5]],"date-time":"2013-04-05T20:58:31Z","timestamp":1365195511000},"page":"432-433","source":"Crossref","is-referenced-by-count":30,"title":["An 8MHz 75µA\/MHz zero-leakage non-volatile logic-based Cortex-M0 MCU SoC exhibiting 100% digital state retention at V<inf>DD<\/inf>=0V with <400ns wakeup and sleep transitions"],"prefix":"10.1109","author":[{"given":"S. C.","family":"Bartling","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Khanna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. P.","family":"Clinton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S. R.","family":"Summerfelt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. A.","family":"Rodriguez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H. P.","family":"McAdams","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DSNW.2011.5958839"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249428"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1999.824305"},{"key":"7","first-page":"535","article-title":"Demonstration of a 4mb, high-density ferroelectric memory embedded within a 130nm cu\/fsg logic process","author":"moise","year":"2002","journal-title":"IEDM Dig Tech Papers"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.47.2710"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341281"},{"key":"4","first-page":"1519","article-title":"A compression-based area-efficient recovery architecture for nonvolatile processors","author":"wang","year":"2012","journal-title":"Proc IEEE Design Automation and Test in Europe Conf"}],"event":{"name":"2013 IEEE International Solid-State Circuits Conference (ISSCC 2013)","location":"San Francisco, CA","start":{"date-parts":[[2013,2,17]]},"end":{"date-parts":[[2013,2,21]]}},"container-title":["2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6480926\/6487590\/06487802.pdf?arnumber=6487802","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T18:07:08Z","timestamp":1490206028000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6487802\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isscc.2013.6487802","relation":{},"subject":[],"published":{"date-parts":[[2013,2]]}}}