{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T14:54:42Z","timestamp":1776783282460,"version":"3.51.2"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/isscc.2013.6487817","type":"proceedings-article","created":{"date-parts":[[2013,4,5]],"date-time":"2013-04-05T20:58:31Z","timestamp":1365195511000},"page":"466-467","source":"Crossref","is-referenced-by-count":50,"title":["A 14b 2.5GS\/s 8-way-interleaved pipelined ADC with background calibration and digital dynamic linearity correction"],"prefix":"10.1109","author":[{"given":"B.","family":"Setterberg","sequence":"first","affiliation":[]},{"given":"K.","family":"Poulton","sequence":"additional","affiliation":[]},{"given":"S.","family":"Ray","sequence":"additional","affiliation":[]},{"given":"D. J.","family":"Huber","sequence":"additional","affiliation":[]},{"given":"V.","family":"Abramzon","sequence":"additional","affiliation":[]},{"given":"G.","family":"Steinbach","sequence":"additional","affiliation":[]},{"given":"J. P.","family":"Keane","sequence":"additional","affiliation":[]},{"given":"B.","family":"Wuppermann","sequence":"additional","affiliation":[]},{"given":"M.","family":"Clayson","sequence":"additional","affiliation":[]},{"given":"M.","family":"Martin","sequence":"additional","affiliation":[]},{"given":"R.","family":"Pasha","sequence":"additional","affiliation":[]},{"given":"E.","family":"Peeters","sequence":"additional","affiliation":[]},{"given":"A.","family":"Jacobs","sequence":"additional","affiliation":[]},{"given":"F.","family":"Demarsin","sequence":"additional","affiliation":[]},{"given":"A.","family":"Al-Adnani","sequence":"additional","affiliation":[]},{"given":"P.","family":"Brandt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"531","DOI":"10.1109\/TCSII.2003.816921","article-title":"Background calibration techniques for multistage pipelined adcs with digital redundancy","volume":"50","author":"li","year":"2003","journal-title":"IEEE Trans Circuits and Systems II Analog and Digital Signal Processing"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/4.261995"},{"key":"1","first-page":"166","article-title":"A 4gsample\/s 8b adc in 0.35?m cmos","volume":"45","author":"poulton","year":"2002","journal-title":"ISSCC Dig Tech Papers"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2006.876534"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804327"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/4.735530"}],"event":{"name":"2013 IEEE International Solid-State Circuits Conference (ISSCC 2013)","location":"San Francisco, CA","start":{"date-parts":[[2013,2,17]]},"end":{"date-parts":[[2013,2,21]]}},"container-title":["2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6480926\/6487590\/06487817.pdf?arnumber=6487817","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,11]],"date-time":"2019-07-11T23:23:13Z","timestamp":1562887393000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6487817\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2013.6487817","relation":{},"subject":[],"published":{"date-parts":[[2013,2]]}}}