{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:16:18Z","timestamp":1763468178687,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/isscc.2014.6757329","type":"proceedings-article","created":{"date-parts":[[2014,3,7]],"date-time":"2014-03-07T17:14:09Z","timestamp":1394212449000},"page":"42-43","source":"Crossref","is-referenced-by-count":25,"title":["2.3 60Gb\/s NRZ and PAM4 transmitters for 400GbE in 65nm CMOS"],"prefix":"10.1109","author":[{"given":"Ping-Chuan","family":"Chiang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao-Wei","family":"Hung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hsiang-Yun","family":"Chu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guan-Sing","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jri","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"40 Gb\/s and 100 Gb\/s Ethernet Task Force","year":"0","key":"3"},{"key":"2","article-title":"The requirement analysis of 400GE FEC for gen1 PMDs","author":"zhai","year":"2013","journal-title":"IEEE 400Gb\/s Ethernet Study Group"},{"key":"1","first-page":"120","article-title":"100Gb\/s ethernet chipsets in 65nm CMOS technology","author":"jiang","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031030"},{"key":"6","first-page":"240","article-title":"A 25GHz clock buffer and a 50Gb\/s 2:1 selector in 90nm CMOS","author":"yamazaki","year":"2004","journal-title":"ISSCC Dig Tech Papers"},{"key":"5","doi-asserted-by":"crossref","first-page":"1539","DOI":"10.1109\/JSSC.2009.2016701","article-title":"Study of subharmonically injection-locked PLLs","volume":"44","author":"lee","year":"2009","journal-title":"IEEE J Solid-State Circuits"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.922719"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493874"}],"event":{"name":"2014 IEEE International Solid- State Circuits Conference (ISSCC)","start":{"date-parts":[[2014,2,9]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2014,2,13]]}},"container-title":["2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6747109\/6757318\/06757329.pdf?arnumber=6757329","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T05:15:08Z","timestamp":1498108508000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6757329\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isscc.2014.6757329","relation":{},"subject":[],"published":{"date-parts":[[2014,2]]}}}