{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,14]],"date-time":"2026-01-14T04:45:00Z","timestamp":1768365900863,"version":"3.49.0"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2014,2,1]],"date-time":"2014-02-01T00:00:00Z","timestamp":1391212800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2014,2,1]],"date-time":"2014-02-01T00:00:00Z","timestamp":1391212800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/isscc.2014.6757356","type":"proceedings-article","created":{"date-parts":[[2014,3,7]],"date-time":"2014-03-07T17:14:09Z","timestamp":1394212449000},"page":"102-103","source":"Crossref","is-referenced-by-count":26,"title":["5.4 Ivytown: A 22nm 15-core enterprise Xeon\u00ae processor family"],"prefix":"10.1109","author":[{"given":"Stefan","family":"Rusu","sequence":"first","affiliation":[{"name":"Intel, Santa Clara, CA"}]},{"given":"Harry","family":"Muljono","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA"}]},{"given":"David","family":"Ayers","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA"}]},{"given":"Simon","family":"Tam","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA"}]},{"given":"Wei","family":"Chen","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA"}]},{"given":"Aaron","family":"Martin","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA"}]},{"given":"Shenggao","family":"Li","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA"}]},{"given":"Sujal","family":"Vora","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA"}]},{"given":"Raj","family":"Varada","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA"}]},{"given":"Eddie","family":"Wang","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA"}]}],"member":"263","reference":[{"key":"3","article-title":"A 22nm 2.5MB slice on-die L3 cache for the next generation xeon\ufffd processor","author":"chen","year":"2013","journal-title":"IEEE Symp VLSI Circuits"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242496"},{"key":"1","first-page":"56","article-title":"A 22nm IA multi-CPU and GPU system-on-chip","author":"damaraju","year":"2012","journal-title":"ISSCC Dig Tech Papers"},{"key":"5","first-page":"56","article-title":"A 45nm 8-core enterprise xeon\ufffd processor","author":"rusu","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433823"}],"event":{"name":"2014 IEEE International Solid- State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2014,2,9]]},"end":{"date-parts":[[2014,2,13]]}},"container-title":["2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6747109\/6757318\/06757356.pdf?arnumber=6757356","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T20:57:15Z","timestamp":1768337835000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6757356\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2014.6757356","relation":{},"subject":[],"published":{"date-parts":[[2014,2]]}}}