{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,9]],"date-time":"2026-06-09T15:15:12Z","timestamp":1781018112691,"version":"3.54.1"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/isscc.2014.6757374","type":"proceedings-article","created":{"date-parts":[[2014,3,7]],"date-time":"2014-03-07T17:14:09Z","timestamp":1394212449000},"page":"144-145","source":"Crossref","is-referenced-by-count":30,"title":["8.4 A 28Gb\/s 1pJ\/b shared-inductor optical receiver with 56% chip-area reduction in 28nm CMOS"],"prefix":"10.1109","author":[{"given":"Tsung-Ching","family":"Huang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tao-Wen","family":"Chung","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chan-Hong","family":"Chern","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ming-Chieh","family":"Huang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chih-Chang","family":"Lin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fu-Lung","family":"Hsueh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"3","first-page":"118","article-title":"A 4\ufffd 25-to-28Gb\/s 4.9mW\/Gb\/s-9.7dBm high-sensitivity optical receiver based on 65nm CMOS for board-to-board interconnects","author":"takemoto","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"2","first-page":"116","article-title":"A quad 25Gb\/s 270mW TIA in 0.13?m BiCMOS with <0.15dB crosstalk penalty","author":"kalogerakis","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"1","first-page":"120","article-title":"100Gb\/s ethernet chipset in 65nm CMOS technology","author":"jiang","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.894819"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243812"},{"key":"4","first-page":"418","article-title":"25Gb\/s 3.6pJ\/b and 15Gb\/s 1.37pJ\/b VCSEL-based optical links in 90nm CMOS","author":"proesel","year":"2012","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2014 IEEE International Solid- State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2014,2,9]]},"end":{"date-parts":[[2014,2,13]]}},"container-title":["2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6747109\/6757318\/06757374.pdf?arnumber=6757374","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T18:18:12Z","timestamp":1490293092000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6757374\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2014.6757374","relation":{},"subject":[],"published":{"date-parts":[[2014,2]]}}}