{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,15]],"date-time":"2024-08-15T05:12:08Z","timestamp":1723698728532},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/isscc.2014.6757377","type":"proceedings-article","created":{"date-parts":[[2014,3,7]],"date-time":"2014-03-07T17:14:09Z","timestamp":1394212449000},"source":"Crossref","is-referenced-by-count":14,"title":["8.7 A 4-to-10.5Gb\/s 2.2mW\/Gb\/s continuous-rate digital CDR with automatic frequency acquisition in 65nm CMOS"],"prefix":"10.1109","author":[{"given":"Guanghua","family":"Shu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Woo-Seok","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saurabh","family":"Saxena","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tejasvi","family":"Anand","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amr","family":"Elshazly","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pavan Kumar","family":"Hanumolu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"232","article-title":"A 9.95-11.1-Gb\/s XFP transceiver in 0.13-?m CMOS","author":"kenney","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"2","first-page":"230","article-title":"A 12.5-Mb\/s to 2.7-Gb\/s continuous-rate CDR with automatic frequency acquisition and data-rate read back","author":"dalton","year":"2005","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746387"},{"key":"4","first-page":"344","article-title":"A 14.2mW 2.55-to-3GHz cascaded PLL with reference injection, 800MHz delta-sigma modulator and 255fsrms integrated jitter in 0.13?m CMOS","author":"park","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"}],"event":{"name":"2014 IEEE International Solid- State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2014,2,9]]},"end":{"date-parts":[[2014,2,13]]}},"container-title":["2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6747109\/6757318\/06757377.pdf?arnumber=6757377","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T13:11:48Z","timestamp":1490274708000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6757377\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/isscc.2014.6757377","relation":{},"subject":[],"published":{"date-parts":[[2014,2]]}}}