{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T19:32:59Z","timestamp":1773775979340,"version":"3.50.1"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/isscc.2014.6757389","type":"proceedings-article","created":{"date-parts":[[2014,3,7]],"date-time":"2014-03-07T17:14:09Z","timestamp":1394212449000},"page":"178-179","source":"Crossref","is-referenced-by-count":4,"title":["10.2 A 28nm HPM heterogeneous multi-core mobile application processor with 2GHz cores and low-power 1GHz cores"],"prefix":"10.1109","author":[{"given":"Mitsuhiko","family":"Igarashi","sequence":"first","affiliation":[]},{"given":"Toshifumi","family":"Uemura","sequence":"additional","affiliation":[]},{"given":"Ryo","family":"Mori","sequence":"additional","affiliation":[]},{"given":"Noriaki","family":"Maeda","sequence":"additional","affiliation":[]},{"given":"Hiroshi","family":"Kishibe","sequence":"additional","affiliation":[]},{"given":"Midori","family":"Nagayama","sequence":"additional","affiliation":[]},{"given":"Masaaki","family":"Taniguchi","sequence":"additional","affiliation":[]},{"given":"Kohei","family":"Wakahara","sequence":"additional","affiliation":[]},{"given":"Toshiharu","family":"Saito","sequence":"additional","affiliation":[]},{"given":"Masaki","family":"Fujigaya","sequence":"additional","affiliation":[]},{"given":"Kazuki","family":"Fukuoka","sequence":"additional","affiliation":[]},{"given":"Koji","family":"Nii","sequence":"additional","affiliation":[]},{"given":"Takeshi","family":"Kataoka","sequence":"additional","affiliation":[]},{"given":"Toshihiro","family":"Hattori","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"186","article-title":"A 27% active-power-reduced 40-nm CMOS multimedia SoC with adaptive voltage scaling using distributed universal delay lines","author":"ikenaga","year":"2011","journal-title":"IEEE Symp VLSI Circuits"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487633"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2013.6864006"},{"key":"5","first-page":"214","article-title":"A 32nm high-? metal gate application processor with GHz multi-core CPU","author":"yang","year":"2012","journal-title":"ISSCC Dig Tech Papers"},{"key":"4","first-page":"156","article-title":"A 28nm high-? metal-gate single-chip communications processor with 1.5GHz dual-core application processor and LTE\/HSPA+ capable baseband processor","author":"fujigaya","year":"2013","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2014 IEEE International Solid- State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2014,2,9]]},"end":{"date-parts":[[2014,2,13]]}},"container-title":["2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6747109\/6757318\/06757389.pdf?arnumber=6757389","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T17:19:55Z","timestamp":1490289595000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6757389\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2014.6757389","relation":{},"subject":[],"published":{"date-parts":[[2014,2]]}}}