{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T16:43:32Z","timestamp":1774716212228,"version":"3.50.1"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/isscc.2014.6757472","type":"proceedings-article","created":{"date-parts":[[2014,3,7]],"date-time":"2014-03-07T17:14:09Z","timestamp":1394212449000},"page":"366-367","source":"Crossref","is-referenced-by-count":28,"title":["21.4 A 42mW 230fs-jitter sub-sampling 60GHz PLL in 40nm CMOS"],"prefix":"10.1109","author":[{"given":"Viki","family":"Szortyka","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qixian","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kuba","family":"Raczkowski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bertrand","family":"Parvais","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maarten","family":"Kuijk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Piet","family":"Wambacq","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487767"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.813297"},{"key":"1","first-page":"392","article-title":"A 2.2GHz 7.6mW sub-sampling PLL with-126dBc\/Hz in-band phase noise and 0.15psrms jitter in 0.18?m CMOS","author":"gao","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253396"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143950"},{"key":"4","first-page":"352","article-title":"A 56.4-to-63.4GHz spurious-free all-digital fractional-N PLL in 65nm CMOS","author":"wu","year":"2013","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2014 IEEE International Solid- State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2014,2,9]]},"end":{"date-parts":[[2014,2,13]]}},"container-title":["2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6747109\/6757318\/06757472.pdf?arnumber=6757472","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T17:31:29Z","timestamp":1490290289000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6757472\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2014.6757472","relation":{},"subject":[],"published":{"date-parts":[[2014,2]]}}}