{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T16:59:02Z","timestamp":1774717142092,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/isscc.2014.6757477","type":"proceedings-article","created":{"date-parts":[[2014,3,7]],"date-time":"2014-03-07T17:14:09Z","timestamp":1394212449000},"page":"378-379","source":"Crossref","is-referenced-by-count":82,"title":["22.1 A 90GS\/s 8b 667mW 64&amp;#x00D7; interleaved SAR ADC in 32nm digital SOI CMOS"],"prefix":"10.1109","author":[{"given":"Lukas","family":"Kull","sequence":"first","affiliation":[]},{"given":"Thomas","family":"Toifl","sequence":"additional","affiliation":[]},{"given":"Martin","family":"Schmatz","sequence":"additional","affiliation":[]},{"given":"Pier Andrea","family":"Francese","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Menolfi","sequence":"additional","affiliation":[]},{"given":"Matthias","family":"Braendli","sequence":"additional","affiliation":[]},{"given":"Marcel","family":"Kossel","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Morf","sequence":"additional","affiliation":[]},{"given":"Toke Meyer","family":"Andersen","sequence":"additional","affiliation":[]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523298"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433972"},{"key":"1","year":"2013","journal-title":"Fujitsu Semiconductor Europe"},{"key":"7","author":"murmann","year":"0","journal-title":"ADC Performance Survey 1997-2013"},{"key":"6","first-page":"274","article-title":"A 6b 10GS\/s TI-SAR ADC with embedded 2-tap FFE\/1-tap DFE in 65nm CMOS","author":"tabasy","year":"2013","journal-title":"IEEE Symp VLSI Circuits"},{"key":"5","first-page":"260","article-title":"A 35mW 8b 8.8GS\/s SAR ADC with low-power capacitive reference buffers in 32nm digital SOI CMOS","author":"kull","year":"2013","journal-title":"IEEE Symp VLSI Circuits"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487818"}],"event":{"name":"2014 IEEE International Solid- State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2014,2,9]]},"end":{"date-parts":[[2014,2,13]]}},"container-title":["2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6747109\/6757318\/06757477.pdf?arnumber=6757477","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T17:31:23Z","timestamp":1490290283000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6757477\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isscc.2014.6757477","relation":{},"subject":[],"published":{"date-parts":[[2014,2]]}}}