{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T04:16:25Z","timestamp":1780632985563,"version":"3.54.1"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/isscc.2014.6757479","type":"proceedings-article","created":{"date-parts":[[2014,3,7]],"date-time":"2014-03-07T17:14:09Z","timestamp":1394212449000},"page":"382-383","source":"Crossref","is-referenced-by-count":42,"title":["22.3 A 20GHz-BW 6b 10GS\/s 32mW time-interleaved SAR ADC with Master T&H in 28nm UTBB FDSOI technology"],"prefix":"10.1109","author":[{"given":"Stephane","family":"Le Tual","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pratap Narayan","family":"Singh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christophe","family":"Curis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pierre","family":"Dautriche","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"3","author":"le tual","year":"2010","journal-title":"Differential Successive Approximation Analog to Digital Converter"},{"key":"2","first-page":"314","article-title":"A double-tail latch-type voltage sense amplifier with 18ps setup+Hold time","author":"schinkel","year":"2007","journal-title":"ISSCC Dig Tech Papers"},{"key":"1","author":"bach","year":"2005","journal-title":"Capacitive array"},{"key":"7","article-title":"A 35 mW 8b 8.8 GS\/s SAR ADC with low-power capacitive reference buffers in 32nm digital SOI CMOS","author":"kull","year":"2013","journal-title":"IEEE Symposium on VLSI Circuits"},{"key":"6","article-title":"A 6b 10GS\/s TI-SAR ADC with embedded 2-tap FFE\/1-tap DFE in 65nm CMOS","author":"tabasy","year":"2013","journal-title":"IEEE Symposium on VLSI Circuits"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487815"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108125"}],"event":{"name":"2014 IEEE International Solid- State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2014,2,9]]},"end":{"date-parts":[[2014,2,13]]}},"container-title":["2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6747109\/6757318\/06757479.pdf?arnumber=6757479","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T18:00:21Z","timestamp":1490292021000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6757479\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isscc.2014.6757479","relation":{},"subject":[],"published":{"date-parts":[[2014,2]]}}}