{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:45:42Z","timestamp":1725493542365},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/isscc.2014.6757503","type":"proceedings-article","created":{"date-parts":[[2014,3,7]],"date-time":"2014-03-07T17:14:09Z","timestamp":1394212449000},"page":"438-439","source":"Crossref","is-referenced-by-count":9,"title":["26.1 A 130mW 20Gb\/s half-duplex serial link in 28nm CMOS"],"prefix":"10.1109","author":[{"given":"Vishnu","family":"Balan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Olakanmi","family":"Oluwole","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gregory","family":"Kodani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Charlie","family":"Zhong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanjeev","family":"Maheswari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ratnakar","family":"Dadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arif","family":"Amin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gautam","family":"Bhatia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Mills","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed","family":"Ragab","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edward","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487622"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373486"},{"key":"1","first-page":"402","article-title":"A scalable 0.128-to-1Tb\/s 0.8-to-2.6pJ\/b 64-lane parallel I\/O in 32nm CMOS","author":"mansuri","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"5","first-page":"182","article-title":"A 10Gb\/s compact low-power serial I\/O with DFE-IIR equalization in 65nm CMOS","author":"liu","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"4","first-page":"30","article-title":"A 66Gb\/s 46mW 3-tap decision-feedback equalizer in 65nm CMOS","author":"lu","year":"2013","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2014 IEEE International Solid- State Circuits Conference (ISSCC)","start":{"date-parts":[[2014,2,9]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2014,2,13]]}},"container-title":["2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6747109\/6757318\/06757503.pdf?arnumber=6757503","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T17:20:04Z","timestamp":1490289604000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6757503\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2014.6757503","relation":{},"subject":[],"published":{"date-parts":[[2014,2]]}}}