{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T19:04:45Z","timestamp":1725390285638},"reference-count":3,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/isscc.2014.6757508","type":"proceedings-article","created":{"date-parts":[[2014,3,7]],"date-time":"2014-03-07T22:14:09Z","timestamp":1394230449000},"page":"448-449","source":"Crossref","is-referenced-by-count":0,"title":["26.6 A 2.667Gb\/s DDR3 memory interface with asymmetric ODT on wirebond package and single-side-mounted PCB"],"prefix":"10.1109","author":[{"given":"Shang-Pin","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chih-Chien","family":"Hung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qui-Ting","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sheng-Ming","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming-Shi","family":"Liou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bo-Wei","family":"Hsieh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hsiang-I","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brian","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan-Bin","family":"Luo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"119","article-title":"A family of 32nm IA processors","author":"kurd","year":"2011","journal-title":"JSSC"},{"key":"2","first-page":"58","article-title":"A family of 45nm IA processors","author":"kumar","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"1","article-title":"Signal and power integrity for a 1600 mbps DDR3 PHY in wirebond package","author":"feng","year":"2011","journal-title":"DesignCon"}],"event":{"name":"2014 IEEE International Solid- State Circuits Conference (ISSCC)","start":{"date-parts":[[2014,2,9]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2014,2,13]]}},"container-title":["2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6747109\/6757318\/06757508.pdf?arnumber=6757508","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T22:04:08Z","timestamp":1490306648000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6757508\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/isscc.2014.6757508","relation":{},"subject":[],"published":{"date-parts":[[2014,2]]}}}