{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:56:26Z","timestamp":1781884586783,"version":"3.54.5"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/isscc.2014.6757518","type":"proceedings-article","created":{"date-parts":[[2014,3,7]],"date-time":"2014-03-07T17:14:09Z","timestamp":1394212449000},"page":"472-473","source":"Crossref","is-referenced-by-count":9,"title":["28.2 A 0.29mm<sup>2<\/sup> frequency synthesizer in 40nm CMOS with 0.19ps<inf>rms<\/inf> jitter and <-100dBc reference spur for 802.11ac"],"prefix":"10.1109","author":[{"given":"Yu-Li","family":"Hsueh","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lan-Chou","family":"Cho","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chih-Hsien","family":"Shen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yi-Chien","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tzu-Chan","family":"Chueh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tao-Yao","family":"Chang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jui-Lin","family":"Hsu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jing-Hong Conan","family":"Zhan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005716"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177040"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.881547"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746216"},{"key":"6","first-page":"480","article-title":"A 86MHz-to-12GHz digital-intensive phase-modulated fractional-N PLL using a 15pJ\/Shot 5ps TDC in 40nm digital CMOS","author":"borremans","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"5","first-page":"110","article-title":"A low spur fractional-N digital PLL for 802.11 a\/b\/g\/n\/ac with 0.19 psrms Jitter","author":"yao","year":"2011","journal-title":"IEEE Symp on VLSI Circuits"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746268"}],"event":{"name":"2014 IEEE International Solid- State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2014,2,9]]},"end":{"date-parts":[[2014,2,13]]}},"container-title":["2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6747109\/6757318\/06757518.pdf?arnumber=6757518","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T18:04:12Z","timestamp":1490292252000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6757518\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isscc.2014.6757518","relation":{},"subject":[],"published":{"date-parts":[[2014,2]]}}}