{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,10]],"date-time":"2026-05-10T03:12:02Z","timestamp":1778382722767,"version":"3.51.4"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/isscc.2015.7062848","type":"proceedings-article","created":{"date-parts":[[2015,3,20]],"date-time":"2015-03-20T13:20:29Z","timestamp":1426857629000},"page":"1-6","source":"Crossref","is-referenced-by-count":62,"title":["1.3 Analog CMOS from 5 micrometer to 5 nanometer"],"prefix":"10.1109","author":[{"given":"Willy","family":"Sansen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2282092"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1201\/b13063"},{"key":"ref31","first-page":"57","article-title":"Low Leakage and Low Variability Ultra-Thin Body and Buried Oxide (UT2B) SOI Technology for 20 nm Low Power CMOS and Beyond","author":"andrieu","year":"2014","journal-title":"Symp Dig"},{"key":"ref30","first-page":"114","article-title":"Lowest Variability SOI FinFETs Having Multiple Vt by Back-Biasing","author":"matsukawa","year":"2014","journal-title":"VLSI Techn"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2013.6815423"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1969.1049973"},{"key":"ref12","first-page":"476","article-title":"A Gigabit Optical Receiver with Monolithically Integrated Photodiode in 0.18 mm CMOS","author":"hermans","year":"2006","journal-title":"Proc ESSCIRC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1979.1051139"},{"key":"ref14","article-title":"Power Limits to Amplifiers and Filters","author":"sansen","year":"2012","journal-title":"ISSCC"},{"key":"ref15","first-page":"288","article-title":"A 0.0013mm 2 3.6 ?W Nested-Current-Mirror Single-Stage Amplifier driving 0.15-to-15nF Capacitive Loads with >620 Phase Margin","author":"yan","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.847216"},{"key":"ref17","first-page":"368","article-title":"A 0.016 mm2 144?W Three-Stage Amplifier Capable of Driving 1-to-15 nF Capacitive Load with >0.95 MHz GBW","author":"yan","year":"2012","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.62197"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.821786"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917500"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2295977"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.553171"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2046070"},{"key":"ref6","article-title":"Analog Design Essentials","author":"sansen","year":"2006"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2354641"},{"key":"ref5","first-page":"227","article-title":"SiGe HBTs in 90 nm BiCMOS technology demonstrating 300KHz\/420GHz fT\/fmax through reduced Rb and Ccb parasiticis","author":"camillo-castillo","year":"2013","journal-title":"BCTM"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1968.1049902"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/0470855460"},{"key":"ref2","first-page":"12","article-title":"A 10 nm Platform Technology for Low Power and High Performance Application Featuring FinFET Devices with Multi Workfunction Gate Stack on Bulk and SOI","author":"seo","year":"0","journal-title":"Symp on VLSITech Dig"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856280"},{"key":"ref1","first-page":"88","article-title":"Group IV channels for 7 nm FinFETs","author":"garcia bardon","year":"2014","journal-title":"Dig Symp VLSI Technology"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217832"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1968.1049925"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011033"},{"key":"ref24","year":"0"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2294637"},{"key":"ref26","first-page":"1774","article-title":"A CMOS Time-Digital Converter LSI with Half-Nanosecond Resolution Using a Ring Gate Delay Line","author":"watanabe","year":"1993","journal-title":"IEICE Trans Electr"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672032"}],"event":{"name":"2015 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2015,2,22]]},"end":{"date-parts":[[2015,2,26]]}},"container-title":["2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7054075\/7062838\/07062848.pdf?arnumber=7062848","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T00:03:10Z","timestamp":1490313790000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7062848\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/isscc.2015.7062848","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}