{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T01:26:28Z","timestamp":1725672388186},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/isscc.2015.7062931","type":"proceedings-article","created":{"date-parts":[[2015,3,20]],"date-time":"2015-03-20T17:20:29Z","timestamp":1426872029000},"page":"1-3","source":"Crossref","is-referenced-by-count":8,"title":["4.2 A 20nm 32-Core 64MB L3 cache SPARC M7 processor"],"prefix":"10.1109","author":[{"given":"Penny","family":"Li","sequence":"first","affiliation":[]},{"given":"Jinuk Luke","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Georgios","family":"Konstadinidis","sequence":"additional","affiliation":[]},{"given":"Francis","family":"Schumacher","sequence":"additional","affiliation":[]},{"given":"Venkat","family":"Krishnaswamy","sequence":"additional","affiliation":[]},{"given":"Hoyeol","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Sudesna","family":"Dash","sequence":"additional","affiliation":[]},{"given":"Robert","family":"Masleid","sequence":"additional","affiliation":[]},{"given":"Chaoyang","family":"Zheng","sequence":"additional","affiliation":[]},{"given":"Yuanjung","family":"David Lin","sequence":"additional","affiliation":[]},{"given":"Paul","family":"Loewenstein","sequence":"additional","affiliation":[]},{"given":"Heechoul","family":"Park","sequence":"additional","affiliation":[]},{"given":"Vijay","family":"Srinivasan","sequence":"additional","affiliation":[]},{"given":"Dawei","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Changku","family":"Hwang","sequence":"additional","affiliation":[]},{"given":"Wenjay","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Curtis","family":"McAllister","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Adaptive Power Management for SPARC M7 Processor","author":"krishnaswamy","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","article-title":"A 28 nm Asymmetric Frequency Locked Loop","author":"yangong","year":"2014","journal-title":"Asian Solid-State Circuits Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434030"},{"key":"ref1","article-title":"M7: Next Generation SPARC","author":"phillips","year":"2014","journal-title":"Hot Chips"}],"event":{"name":"2015 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2015,2,22]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2015,2,26]]}},"container-title":["2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7054075\/7062838\/07062931.pdf?arnumber=7062931","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:19:55Z","timestamp":1490383195000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7062931\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/isscc.2015.7062931","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}