{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,22]],"date-time":"2026-03-22T05:57:12Z","timestamp":1774159032435,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/isscc.2015.7062935","type":"proceedings-article","created":{"date-parts":[[2015,3,20]],"date-time":"2015-03-20T17:20:29Z","timestamp":1426872029000},"page":"1-3","source":"Crossref","is-referenced-by-count":49,"title":["4.6 A1.93TOPS\/W scalable deep learning\/inference processor with tetra-parallel MIMD architecture for big-data applications"],"prefix":"10.1109","author":[{"given":"Seongwook","family":"Park","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyeongryeol","family":"Bong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dongjoo","family":"Shin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinmook","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungpill","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hoi-Jun","family":"Yoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"1","article-title":"Analysis of Intel's Ivy Bridge Digital Random Number Generator","author":"hamburg","year":"2012","journal-title":"Cryotography Research Inc"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"253","DOI":"10.1080\/10618600.1998.10474775","article-title":"Variance Reduction in Gibbs Sampler Using Quasi Random Number","volume":"7","author":"liao","year":"1998","journal-title":"J of Computational and Graphical Statistics"},{"key":"ref6","first-page":"1","article-title":"A 6.67mW Sparse Coding ASIC Enabling On-Chip Learning and Inference","author":"kim","year":"2014","journal-title":"IEEE Symp on VLSI Circuits"},{"key":"ref5","first-page":"504","article-title":"A 1TOPS\/W Analog Deep Machine-Learning Engine with Floating-Gate Storage in 0.13um CMOS","author":"lu","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2012.6292202"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1162\/neco.2006.18.7.1527"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1553374.1553453"}],"event":{"name":"2015 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2015,2,22]]},"end":{"date-parts":[[2015,2,26]]}},"container-title":["2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7054075\/7062838\/07062935.pdf?arnumber=7062935","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:36:04Z","timestamp":1747809364000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7062935\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isscc.2015.7062935","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}