{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T06:35:01Z","timestamp":1725345301213},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/isscc.2015.7062937","type":"proceedings-article","created":{"date-parts":[[2015,3,20]],"date-time":"2015-03-20T17:20:29Z","timestamp":1426872029000},"source":"Crossref","is-referenced-by-count":10,"title":["4.8 A 28nm x86 APU optimized for power and area efficiency"],"prefix":"10.1109","author":[{"given":"Kathryn","family":"Wilcox","sequence":"first","affiliation":[]},{"given":"David","family":"Akeson","sequence":"additional","affiliation":[]},{"given":"Harry R.","family":"Fair","sequence":"additional","affiliation":[]},{"given":"Jim","family":"Farrell","sequence":"additional","affiliation":[]},{"given":"Dave","family":"Johnson","sequence":"additional","affiliation":[]},{"given":"Guhan","family":"Krishnan","sequence":"additional","affiliation":[]},{"given":"Hugh","family":"Mclntyre","sequence":"additional","affiliation":[]},{"given":"Edward","family":"McLellan","sequence":"additional","affiliation":[]},{"given":"Samuel","family":"Naffziger","sequence":"additional","affiliation":[]},{"given":"Russell","family":"Schreiber","sequence":"additional","affiliation":[]},{"given":"Sriram","family":"Sundaram","sequence":"additional","affiliation":[]},{"given":"Jonathan","family":"White","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"400","article-title":"Razor II: In Situ Error Detection and Correction for PVT and SER Tolerance","author":"blauuw","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654317"},{"key":"ref2","article-title":"Applying AMD's “Kaveri” APU for Heterogeneous Computing","author":"bouvier","year":"2014","journal-title":"Hot Chips"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757357"}],"event":{"name":"2015 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2015,2,22]]},"end":{"date-parts":[[2015,2,26]]}},"container-title":["2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7054075\/7062838\/07062937.pdf?arnumber=7062937","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T23:10:37Z","timestamp":1490310637000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7062937\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2015.7062937","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}