{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:05:07Z","timestamp":1759147507010},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/isscc.2015.7063029","type":"proceedings-article","created":{"date-parts":[[2015,3,20]],"date-time":"2015-03-20T13:20:29Z","timestamp":1426857629000},"page":"1-3","source":"Crossref","is-referenced-by-count":22,"title":["14.9 Sub-sampling all-digital fractional-N frequency synthesizer with −111dBc\/Hz in-band phase noise and an FOM of −242dB"],"prefix":"10.1109","author":[{"given":"Zuow-Zun","family":"Chen","sequence":"first","affiliation":[]},{"given":"Yen-Hsiang","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Jaewook","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Yan","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Seyed Arash","family":"Mirhaj","sequence":"additional","affiliation":[]},{"given":"Yen-Cheng","family":"Kuan","sequence":"additional","affiliation":[]},{"given":"Huan-Neng","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Chewn-Pu","family":"Jou","sequence":"additional","affiliation":[]},{"given":"Ming-Hsien","family":"Tsai","sequence":"additional","affiliation":[]},{"given":"Fu-Lung","family":"Hsueh","sequence":"additional","affiliation":[]},{"given":"Mau-Chung Frank","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"362","article-title":"A 2.3GHz Fractional-N Dividerless Phase-Locked Loop with ?112dBc\/Hz In-Band Phase Noise","author":"huang","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"392","article-title":"A 2.2GHz 7.6mW Sub-sampling PLL with ?126 dBc\/Hz In-Band Phase Noise and $0.15\\text{ps}_{\\text{rms}}$ Jitter in 0.18? m CMOS","author":"gao","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523263"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2230543"},{"key":"ref2","first-page":"88","article-title":"A 2.9-to-4.0GHz Fractional-$N$ Digital PLL with Bang-Bang Phase Detector and $560\\text{fs}_{\\text{rms}}$ Integrated Jitter at 4.5mW Power","author":"tasca","year":"2011","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"350","article-title":"A Low-Noise, Wide-BW 3.6GHz Digital $\\Delta \\Sigma$ Fractional-$N$ Frequency Synthesizer with a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation","author":"hsu","year":"2008","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2015 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2015,2,22]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2015,2,26]]}},"container-title":["2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7054075\/7062838\/07063029.pdf?arnumber=7063029","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T23:59:14Z","timestamp":1490313554000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7063029\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2015.7063029","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}