{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,3]],"date-time":"2025-08-03T04:11:06Z","timestamp":1754194266572},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/isscc.2015.7063034","type":"proceedings-article","created":{"date-parts":[[2015,3,20]],"date-time":"2015-03-20T17:20:29Z","timestamp":1426872029000},"page":"1-3","source":"Crossref","is-referenced-by-count":19,"title":["15.4 A 0.8V 10b 80kS\/s SAR ADC with duty-cycled reference generation"],"prefix":"10.1109","author":[{"given":"Maoqiang","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pieter","family":"Harpe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rainier","family":"van Dommele","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arthur","family":"van Roermund","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"270","article-title":"A2.2\/2.71J\/conversion-step 1U\/12040KS\/sSAR ADCWiIII Data-Driven Noise Reduction","author":"narpe","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"280","article-title":"A 2.4-to-5.2fJ\/Conversion-step 10b 0.5-to-4MS\/s SAR ADC with Charge Average Switching DAC in 90nm CMOS","author":"liou","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2043893"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1982.1051731"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2092997"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.899077"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757397"},{"key":"ref1","article-title":"A O.4V 2.02fJ\/Conversion-step 10-bit Hybrid SAR ADC with Time-domain Quantizer in 90nm CMOS","author":"chen","year":"2014","journal-title":"IEEE Symp VLSI Circuits"}],"event":{"name":"2015 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2015,2,22]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2015,2,26]]}},"container-title":["2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7054075\/7062838\/07063034.pdf?arnumber=7063034","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T23:27:25Z","timestamp":1490311645000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7063034\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isscc.2015.7063034","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}