{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,4]],"date-time":"2025-10-04T08:05:14Z","timestamp":1759565114769},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/isscc.2015.7063050","type":"proceedings-article","created":{"date-parts":[[2015,3,20]],"date-time":"2015-03-20T13:20:29Z","timestamp":1426857629000},"page":"1-3","source":"Crossref","is-referenced-by-count":25,"title":["17.1 A 0.6V 1.5GHz 84Mb SRAM design in 14nm FinFET CMOS technology"],"prefix":"10.1109","author":[{"given":"Eric","family":"Karl","sequence":"first","affiliation":[]},{"given":"Zheng","family":"Guo","sequence":"additional","affiliation":[]},{"given":"James W.","family":"Conary","sequence":"additional","affiliation":[]},{"given":"Jeffrey L.","family":"Miller","sequence":"additional","affiliation":[]},{"given":"Yong-Gee","family":"Ng","sequence":"additional","affiliation":[]},{"given":"Satyanand","family":"Nalam","sequence":"additional","affiliation":[]},{"given":"Daeyeon","family":"Kim","sequence":"additional","affiliation":[]},{"given":"John","family":"Keane","sequence":"additional","affiliation":[]},{"given":"Uddalak","family":"Bhattacharya","sequence":"additional","affiliation":[]},{"given":"Kevin","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"238","article-title":"A 16nm 128Mb SRAM in High-K Metal-Gate FinFET Technology with Write-Assist Circuitry for Low-Vmin Applications","author":"chen","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"232","article-title":"A 14nm FinFET 128Mb 6T SRAM with Vmin-Enhancement Techniques for Low-Power Applications","author":"song","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"12","article-title":"A 10nm Platform Technology for Low Power and High Performance Application Featuring FINFET Devices with Multi Workfunction Gate Stack on Bulk and S01","author":"seo","year":"2014","journal-title":"VLSI Tech Dig Tech Papers"},{"key":"ref5","first-page":"322","article-title":"A 64Mb SRAM in 22nm S01 Technology Featuring Fine-Granularity Power Gating and Low-Energy Power-Supply Partition Techniques for 37% Leakage Reduction","author":"pilo","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","article-title":"A 14nm Logic Technology Featuring 2nd-Generation FinFET Transistors, Air-Gapped Interconnects, Self-Aligned Double Patterning and a 0.0588um2 SRAM cell size","author":"natarajan","year":"2014","journal-title":"IEDM Dia Tech Pepers"},{"key":"ref1","first-page":"230","article-title":"A 4.6GHz 162Mb SRAM Design in 22nm Tri-Gate CMOS Technology with Integrated Active $\\text{V}_{\\text{MIN}}$-Enhancing Assist Circuitry","author":"karl","year":"2012","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2015 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2015,2,22]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2015,2,26]]}},"container-title":["2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7054075\/7062838\/07063050.pdf?arnumber=7063050","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T23:49:07Z","timestamp":1490312947000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7063050\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2015.7063050","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}