{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T04:47:34Z","timestamp":1780634854152,"version":"3.54.1"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/isscc.2015.7063052","type":"proceedings-article","created":{"date-parts":[[2015,3,20]],"date-time":"2015-03-20T17:20:29Z","timestamp":1426872029000},"page":"1-3","source":"Crossref","is-referenced-by-count":10,"title":["17.3 A 28nm 256kb 6T-SRAM with 280mV improvement in V<inf>MIN<\/inf> using a dual-split-control assist scheme"],"prefix":"10.1109","author":[{"given":"Meng-Fan","family":"Chang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chien-Fu","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ting-Hao","family":"Chang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chi-Chang","family":"Shuai","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yen-Yao","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hiroyuki","family":"Yamauchi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","first-page":"232","article-title":"A 14 nm FinFET 128Mb 6T SRAM with Vmin-Enhancement Techniques for Low-Power Applications","author":"song","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"458","article-title":"A Process-Variation-Tolerant Dual-Power-Supply SRAM with 0.179um2 Cell in 40nm CMOS Using Level-Programmable Wordline Driver","author":"hirabayashi","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746307"},{"key":"ref5","first-page":"316","article-title":"A 20nm 112Mb SRAM in High-k Metal-Gate with Assist Circuitry for Low-Leakage and Low-Vmin Applications","author":"chang","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","first-page":"230","article-title":"A 4.6GHz 162Mb SRAM Design in 22nm Tri-Gate CMOS Technology with Integrated Active Vmin-Enhancement Assist Circuitry","author":"karl","year":"2012","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"238","article-title":"A 16nm 128Mb SRAM in High-k Metal-Gate FinFET Technology with Write-Assist Circuitry for Low-Vmin Applications","author":"chen","year":"2014","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2015 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2015,2,22]]},"end":{"date-parts":[[2015,2,26]]}},"container-title":["2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7054075\/7062838\/07063052.pdf?arnumber=7063052","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T18:59:19Z","timestamp":1490381959000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7063052\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2015.7063052","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}