{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,10]],"date-time":"2026-05-10T03:03:34Z","timestamp":1778382214026,"version":"3.51.4"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/isscc.2015.7063056","type":"proceedings-article","created":{"date-parts":[[2015,3,20]],"date-time":"2015-03-20T17:20:29Z","timestamp":1426872029000},"page":"1-3","source":"Crossref","is-referenced-by-count":11,"title":["17.7 A digital DLL with hybrid DCC using 2-step duty error extraction and 180° phase aligner for 2.67Gb\/S\/pin 16Gb 4-H stack DDR4 SDRAM with TSVs"],"prefix":"10.1109","author":[{"given":"Won-Joo","family":"Yun","sequence":"first","affiliation":[]},{"given":"Indal","family":"Song","sequence":"additional","affiliation":[]},{"given":"Hanki","family":"Jeoung","sequence":"additional","affiliation":[]},{"given":"Hundae","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Seok-Ho","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Jun-Bae","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Chi-Wook","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Jung-Hwan","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Seong-Jin","family":"Jang","sequence":"additional","affiliation":[]},{"given":"Joo Sun","family":"Choi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2182216"},{"key":"ref3","first-page":"82","article-title":"A 0.17–1.4GHz Low-Jitter All Digital DLL with TDC-Based DCC Using Pulse Width Detection Scheme","author":"shin","year":"2008","journal-title":"ESSCIRC"},{"key":"ref6","first-page":"138","article-title":"Wide-range fast-lock duty-cycle corrector with offset-tolerant duty-cycle detection scheme for 54nm 7Gb\/s GDDR5 DRAM interface","author":"shin","year":"2009","journal-title":"IEEE Symposium on VLSI Circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2291052"},{"key":"ref2","first-page":"282","article-title":"A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in 66nm CMOS Technology","author":"yun","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2053395"}],"event":{"name":"2015 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2015,2,22]]},"end":{"date-parts":[[2015,2,26]]}},"container-title":["2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7054075\/7062838\/07063056.pdf?arnumber=7063056","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T20:52:37Z","timestamp":1490388757000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7063056\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2015.7063056","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}