{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,28]],"date-time":"2026-05-28T00:18:44Z","timestamp":1779927524294,"version":"3.53.1"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/isscc.2015.7063097","type":"proceedings-article","created":{"date-parts":[[2015,3,20]],"date-time":"2015-03-20T17:20:29Z","timestamp":1426872029000},"page":"1-3","source":"Crossref","is-referenced-by-count":19,"title":["22.3 A 4-to-11GHz injection-locked quarter-rate clocking for an adaptive 153fJ\/b optical receiver in 28nm FDSOI CMOS"],"prefix":"10.1109","author":[{"given":"Mayank","family":"Raj","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saman","family":"Saeedi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Azita","family":"Emami","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","first-page":"248","article-title":"A 0.022mm2 970?W dual-loop injection-locked PLL with -243dB FOM using synthesizable all-digital PVT calibration circuits","author":"deng","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040116"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2014.6851720"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757334"},{"key":"ref8","first-page":"144","article-title":"A 28Gb\/s 1 pJ\/b shared-inductor optical receiver with 56% chip-area reduction in 28nm CMOS","author":"huang","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref7","first-page":"118","article-title":"A 4x 25-to-28Gb\/s 4.9mW\/Gb\/s -9.7dBm High-Sensitivity Optical Receiver Based on 65nm CMOS for Board-to-Board Interconnects","author":"takemoto","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.1015681"},{"key":"ref1","first-page":"1251","article-title":"Injection-Locked Clocking: A Low-Power Clock Distribution Scheme for High-Performance Microprocessors","author":"zhang","year":"2008","journal-title":"Dig Symp VLSI Circuits"}],"event":{"name":"2015 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2015,2,22]]},"end":{"date-parts":[[2015,2,26]]}},"container-title":["2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7054075\/7062838\/07063097.pdf?arnumber=7063097","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,10]],"date-time":"2021-11-10T23:49:02Z","timestamp":1636588142000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7063097\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isscc.2015.7063097","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}