{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T12:18:32Z","timestamp":1764332312901},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/isscc.2015.7063102","type":"proceedings-article","created":{"date-parts":[[2015,3,20]],"date-time":"2015-03-20T13:20:29Z","timestamp":1426857629000},"page":"1-3","source":"Crossref","is-referenced-by-count":2,"title":["22.8 A 24-to-35Gb\/s x4 VCSEL driver IC with multi-rate referenceless CDR in 0.13um SiGe BiCMOS"],"prefix":"10.1109","author":[{"given":"Yukito","family":"Tsunoda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takayuki","family":"Shibasaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satoshi","family":"Ide","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toshihiko","family":"Mori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoichi","family":"Koyanagi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazuhiro","family":"Tanaka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tomohiro","family":"Ishihara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hirotaka","family":"Tamura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.173101"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2268862"},{"key":"ref6","first-page":"1266","article-title":"A 25Gb\/s CDR in 90nm CMOS for High-Density Interconnects","author":"krorner","year":"2006","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804352"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.843624"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757379"},{"key":"ref1","first-page":"120","article-title":"100Gb\/s Ethernet Chipsets in 65nm CMOS Technology","author":"jiang","year":"2013","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2015 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2015,2,22]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2015,2,26]]}},"container-title":["2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7054075\/7062838\/07063102.pdf?arnumber=7063102","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T00:03:05Z","timestamp":1490313785000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7063102\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isscc.2015.7063102","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}