{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:55:26Z","timestamp":1761663326162},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/isscc.2015.7063114","type":"proceedings-article","created":{"date-parts":[[2015,3,20]],"date-time":"2015-03-20T13:20:29Z","timestamp":1426857629000},"page":"1-3","source":"Crossref","is-referenced-by-count":11,"title":["25.1 A highly-digital frequency synthesizer using ring-oscillator frequency-to-digital conversion and noise cancellation"],"prefix":"10.1109","author":[{"given":"Colin","family":"Weltin-Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guobi","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ian","family":"Galton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433846"},{"key":"ref3","first-page":"200","article-title":"A Fractional Spur-Free ADPLL with Loop-Gain Calibration and Phase-Noise Cancellation for GSM\/GPRS\/EDGE","author":"chang","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055301"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746237"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2221197"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.938372"},{"key":"ref2","first-page":"340","article-title":"A Low-Noise, Wide-BW 3.6GHz Digital $\\Delta\\Sigma$ Fractional-N Frequency Synthesizer with a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation","author":"hsu","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"316","article-title":"All-Digital PLL and GSM\/EDGE Transmitter in 90nm CMOS","author":"staszewski","year":"2005","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2015 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2015,2,22]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2015,2,26]]}},"container-title":["2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7054075\/7062838\/07063114.pdf?arnumber=7063114","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T15:06:32Z","timestamp":1490367992000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7063114\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isscc.2015.7063114","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}