{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,14]],"date-time":"2026-05-14T07:39:28Z","timestamp":1778744368283,"version":"3.51.4"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/isscc.2015.7063125","type":"proceedings-article","created":{"date-parts":[[2015,3,20]],"date-time":"2015-03-20T13:20:29Z","timestamp":1426857629000},"page":"1-3","source":"Crossref","is-referenced-by-count":19,"title":["26.2 A 5.5fJ\/conv-step 6.4MS\/S 13b SAR ADC utilizing a redundancy-facilitated background error-detection-and-correction scheme"],"prefix":"10.1109","author":[{"given":"Ming","family":"Ding","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pieter","family":"Harpe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yao-Hong","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Benjamin","family":"Busze","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kathleen","family":"Philips","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Harmke","family":"de Groot","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"2","article-title":"A 70dB SNDR 200MS\/s 2.3mW dynamic pipelined SAR ADC in 28nm digital CMOS","author":"verbruggen","year":"2014","journal-title":"VLSI Circuits Symp"},{"key":"ref3","first-page":"2","article-title":"A 12b 160MS\/s Synchronous Two-Step SAR ADC Achieving 20.7fJ\/step FoM with Opportunistic Digital Background Calibration","author":"zhou","year":"2014","journal-title":"VLSI Circuits Symp"},{"key":"ref6","first-page":"472","article-title":"A 7-to-10b 0-to-4MS\/s Flexible SAR ADC with 6.5-to-16fJ\/conversion-step","author":"harpe","year":"2012","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"200","article-title":"A 1.5mW 68dB SNDR $80\\text{MS}\/\\text{s} \\ 2\\times$ Interleaved SAR-Assisted Pipelined ADC in 28nm CMOS","author":"van der goes","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref7","first-page":"238","article-title":"A $820\\mu \\text{W}$ 9b 40MS\/s Noise-Tolerant Dynamic-SAR ADC in 90nm Digital CMOS","author":"giannini","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","first-page":"380","article-title":"A 12b 22.5\/45MS\/s 3.0mW $0.059\\text{mm}^{2}$ CMOS SAR ADC Achieving Over 90dB SFDR","author":"liu","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"280","article-title":"A 2.4-to-5.2fJ\/conversion-step 10b 0.5-to-4MS\/s SAR ADC with Charge-Average Switching DAC in 90nm CMOS","author":"liou","year":"2013","journal-title":"ISSCC Dig Tech"}],"event":{"name":"2015 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2015,2,22]]},"end":{"date-parts":[[2015,2,26]]}},"container-title":["2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7054075\/7062838\/07063125.pdf?arnumber=7063125","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T00:07:49Z","timestamp":1490314069000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7063125\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isscc.2015.7063125","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}