{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:23:56Z","timestamp":1764174236135},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/isscc.2016.7417908","type":"proceedings-article","created":{"date-parts":[[2016,3,25]],"date-time":"2016-03-25T20:32:21Z","timestamp":1458937941000},"page":"64-65","source":"Crossref","is-referenced-by-count":53,"title":["3.5 A 56Gb\/s NRZ-electrical 247mW\/lane serial-link transceiver in 28nm CMOS"],"prefix":"10.1109","author":[{"given":"Takayuki","family":"Shibasaki","sequence":"first","affiliation":[]},{"given":"Takumi","family":"Danjo","sequence":"additional","affiliation":[]},{"given":"Yuuki","family":"Ogata","sequence":"additional","affiliation":[]},{"given":"Yasufumi","family":"Sakai","sequence":"additional","affiliation":[]},{"given":"Hiroki","family":"Miyaoka","sequence":"additional","affiliation":[]},{"given":"Futoshi","family":"Terasawa","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Kudo","sequence":"additional","affiliation":[]},{"given":"Hideki","family":"Kano","sequence":"additional","affiliation":[]},{"given":"Atsushi","family":"Matsuda","sequence":"additional","affiliation":[]},{"given":"Shigeaki","family":"Kawai","sequence":"additional","affiliation":[]},{"given":"Tomoyuki","family":"Arai","sequence":"additional","affiliation":[]},{"given":"Hirohito","family":"Higashi","sequence":"additional","affiliation":[]},{"given":"Naoaki","family":"Naka","sequence":"additional","affiliation":[]},{"given":"Hisakatsu","family":"Yamaguchi","sequence":"additional","affiliation":[]},{"given":"Toshihiko","family":"Mori","sequence":"additional","affiliation":[]},{"given":"Yoichi","family":"Koyanagi","sequence":"additional","affiliation":[]},{"given":"Hirotaka","family":"Tamura","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"28","article-title":"A 32Gb\/s Wireline Receiver with a Low-Frequency Equalizer, CTLE and 2- Tap OFE in 28nm CMOS","author":"parikh","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231268"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2015.7387468"},{"key":"ref2","first-page":"118","article-title":"56Gb\/s PAM4 and NRZ SerOes Transceivers in 40nm CMOS","author":"lee","year":"2015","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref1","first-page":"112","article-title":"A 56-Gb\/s Receiver Front-End with a CTLE and 1- Tap OFE in 20-nm CMOS","author":"shibasaki","year":"2014","journal-title":"IEEE Symp VLSI Circuits"}],"event":{"name":"2016 IEEE International Solid-State Circuits Conference (ISSCC)","start":{"date-parts":[[2016,1,31]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2016,2,4]]}},"container-title":["2016 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7405163\/7417881\/7417908.pdf?arnumber=7417908","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T23:58:49Z","timestamp":1475193529000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7417908\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2016.7417908","relation":{},"subject":[],"published":{"date-parts":[[2016,1]]}}}