{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T09:29:42Z","timestamp":1761989382377,"version":"build-2065373602"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/isscc.2016.7417941","type":"proceedings-article","created":{"date-parts":[[2016,3,25]],"date-time":"2016-03-25T20:32:21Z","timestamp":1458937941000},"page":"130-131","source":"Crossref","is-referenced-by-count":54,"title":["7.1 256Gb 3b\/cell V-NAND flash memory with 48 stacked WL layers"],"prefix":"10.1109","author":[{"given":"Dongku","family":"Kang","sequence":"first","affiliation":[]},{"given":"Woopyo","family":"Jeong","sequence":"additional","affiliation":[]},{"given":"Chulbum","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Doo-Hyun","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Yong Sung","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Kyung-Tae","family":"Kang","sequence":"additional","affiliation":[]},{"given":"Jinho","family":"Ryu","sequence":"additional","affiliation":[]},{"given":"Kyung-Min","family":"Kang","sequence":"additional","affiliation":[]},{"given":"Sungyeon","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Wandong","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Hanjun","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Jaedoeg","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Nayoung","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Dong-Su","family":"Jang","sequence":"additional","affiliation":[]},{"given":"Jeong-Don","family":"Ihm","sequence":"additional","affiliation":[]},{"given":"Doogon","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Young-Sun","family":"Min","sequence":"additional","affiliation":[]},{"given":"Moo-Sung","family":"Kim","sequence":"additional","affiliation":[]},{"given":"An-Soo","family":"Park","sequence":"additional","affiliation":[]},{"given":"Jae-Ick","family":"Son","sequence":"additional","affiliation":[]},{"given":"In-Mo","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Pansuk","family":"Kwak","sequence":"additional","affiliation":[]},{"given":"Bong-Kil","family":"Jung","sequence":"additional","affiliation":[]},{"given":"Doo-Sub","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Hyunggon","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Hyang-Ja","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Dae-Seok","family":"Byeon","sequence":"additional","affiliation":[]},{"given":"Ki-Tae","family":"Park","sequence":"additional","affiliation":[]},{"given":"Kye-Hyun","family":"Kyung","sequence":"additional","affiliation":[]},{"given":"Jeong-Hyuk","family":"Choi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241922"},{"key":"ref3","first-page":"130","article-title":"A 128Gb 3b\/cell V-NAND Flash Memory with 1Gb\/s I\/O Rate","author":"im","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"132","article-title":"A new 3-bit programming algorithm using SLC-to-TLC migration for 8 MB\/s high performance TLC NAND flash memory","author":"shin","year":"2012","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref2","first-page":"192","article-title":"Vertical Cell Array using TCAT (Terabit Cell Array Transistor) Technology for Ultra High Density NAND Flash Memory","author":"jang","year":"2009","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757458"}],"event":{"name":"2016 IEEE International Solid-State Circuits Conference (ISSCC)","start":{"date-parts":[[2016,1,31]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2016,2,4]]}},"container-title":["2016 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7405163\/7417881\/7417941.pdf?arnumber=7417941","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T23:59:13Z","timestamp":1475193553000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7417941\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2016.7417941","relation":{},"subject":[],"published":{"date-parts":[[2016,1]]}}}