{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,11,19]],"date-time":"2024-11-19T17:06:39Z","timestamp":1732035999153},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/isscc.2016.7417943","type":"proceedings-article","created":{"date-parts":[[2016,3,25]],"date-time":"2016-03-25T16:32:21Z","timestamp":1458923541000},"page":"134-135","source":"Crossref","is-referenced-by-count":14,"title":["7.3 A resistance-drift compensation scheme to reduce MLC PCM raw BER by over 100\u00d7 for storage-class memory applications"],"prefix":"10.1109","author":[{"given":"Win-San","family":"Khwa","sequence":"first","affiliation":[]},{"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Jau-Yi","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Ming-Hsiu","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Tzu-Hsiang","family":"Su","sequence":"additional","affiliation":[]},{"given":"Keng-Hao","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Tien-Fu","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Tien-Yen","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Hsiang-Pang","family":"Li","sequence":"additional","affiliation":[]},{"given":"Matthew","family":"BrightSky","sequence":"additional","affiliation":[]},{"given":"SangBum","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Hsiang-Lam","family":"Lung","sequence":"additional","affiliation":[]},{"given":"Chung","family":"Lam","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"270","article-title":"A 45nm 1 Gb 1.8V phase-change memory","author":"villa","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"268","article-title":"A 90nm 4Mb embedded phase-change memory with 1.2V 12ns read access time and 1 MB\/s write throughput","author":"de sandre","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1116\/1.3301579"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556227"},{"key":"ref7","first-page":"100","article-title":"A Superb Verify Scheme using Self-converged Phenomenon for 2bits\/cell operation in a 512Mb PCM Chip Suitable for SCM Applications","author":"chien","year":"2015","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746415"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176872"}],"event":{"name":"2016 IEEE International Solid-State Circuits Conference (ISSCC)","start":{"date-parts":[[2016,1,31]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2016,2,4]]}},"container-title":["2016 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7405163\/7417881\/7417943.pdf?arnumber=7417943","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T19:59:14Z","timestamp":1475179154000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7417943\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isscc.2016.7417943","relation":{},"subject":[],"published":{"date-parts":[[2016,1]]}}}