{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T09:30:12Z","timestamp":1761989412778,"version":"build-2065373602"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/isscc.2016.7417952","type":"proceedings-article","created":{"date-parts":[[2016,3,25]],"date-time":"2016-03-25T20:32:21Z","timestamp":1458937941000},"page":"152-153","source":"Crossref","is-referenced-by-count":17,"title":["8.4 Post-silicon voltage-guard-band reduction in a 22nm graphics execution core using adaptive voltage scaling and dynamic power gating"],"prefix":"10.1109","author":[{"given":"Minki","family":"Cho","sequence":"first","affiliation":[]},{"given":"Stephen","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Carlos","family":"Tokunaga","sequence":"additional","affiliation":[]},{"given":"Charles","family":"Augustine","sequence":"additional","affiliation":[]},{"given":"Jaydeep","family":"Kulkarni","sequence":"additional","affiliation":[]},{"given":"Krishnan","family":"Ravichandran","sequence":"additional","affiliation":[]},{"given":"James","family":"Tschanz","sequence":"additional","affiliation":[]},{"given":"Muhammad","family":"Khellah","sequence":"additional","affiliation":[]},{"given":"Vivek","family":"De","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"398","article-title":"A Distributed Critical-Path Timing Monitor for a 65nm High-Performance Microprocessor","author":"drake","year":"2007","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330659"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433922"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338419"},{"key":"ref2","first-page":"154","article-title":"Enabling Wide Autonomous OVFs in a 22 nm Graphics Execution Core Using a Digitally Controlled Hybrid LDO\/Switched-Capacitor VR with Fast Droop Mitigation","author":"kim","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757359"}],"event":{"name":"2016 IEEE International Solid-State Circuits Conference (ISSCC)","start":{"date-parts":[[2016,1,31]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2016,2,4]]}},"container-title":["2016 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7405163\/7417881\/7417952.pdf?arnumber=7417952","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T23:59:20Z","timestamp":1475193560000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7417952\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2016.7417952","relation":{},"subject":[],"published":{"date-parts":[[2016,1]]}}}