{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,10]],"date-time":"2026-05-10T03:16:44Z","timestamp":1778383004619,"version":"3.51.4"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/isscc.2016.7417972","type":"proceedings-article","created":{"date-parts":[[2016,3,25]],"date-time":"2016-03-25T16:32:21Z","timestamp":1458923541000},"page":"192-193","source":"Crossref","is-referenced-by-count":12,"title":["10.6 A 6.75-to-8.25GHz, 250fsrms-integrated-jitter 3.25mW rapid on\/off PVT-insensitive fractional-N injection-locked clock multiplier in 65nm CMOS"],"prefix":"10.1109","author":[{"given":"Ahmed","family":"Elkholy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed","family":"Elmallah","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Elzeftawi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ken","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pavan Kumar","family":"Hanumolu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"88","article-title":"A 2.9–4.0-GHz fractional-N digital PLL with bang-bang phase detector and 560-fsrms integrated jitter at 4.5-mW power","author":"tasca","year":"2011","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177036"},{"key":"ref6","first-page":"64","article-title":"A 7Gb\/s rapid on\/off embedded-clock serial-link transceiver with 20ns power-on time, 740µW off-state power for energy-proportional links in 65nm CMOS","author":"anand","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"360","article-title":"A 1.7GHz MOLL-based fractional-N frequency synthesizer with 1.4ps RMS integrated jitter and 3mW power using a 1 b TDC","author":"marucci","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","first-page":"188","article-title":"A 6.75-to-8.25GHz 2.25mW 190fsrms integrated-jitter PVT-insensitive injection-locked clock multiplier using all-digital continuous frequency-tracking loop in 65nm CMOS","author":"elkholy","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2015816"}],"event":{"name":"2016 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2016,1,31]]},"end":{"date-parts":[[2016,2,4]]}},"container-title":["2016 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7405163\/7417881\/7417972.pdf?arnumber=7417972","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T19:59:36Z","timestamp":1475179176000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7417972\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2016.7417972","relation":{},"subject":[],"published":{"date-parts":[[2016,1]]}}}