{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T17:18:07Z","timestamp":1782926287815,"version":"3.54.5"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/isscc.2016.7417973","type":"proceedings-article","created":{"date-parts":[[2016,3,25]],"date-time":"2016-03-25T16:32:21Z","timestamp":1458923541000},"page":"194-195","source":"Crossref","is-referenced-by-count":32,"title":["10.7 A 185fsrms-integrated-jitter and \u2212245dB FOM PVT-robust ring-VCO-based injection-locked clock multiplier with a continuous frequency-tracking loop using a replica-delay cell and a dual-edge phase detector"],"prefix":"10.1109","author":[{"given":"Seojin","family":"Choi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Seyeon","family":"Yoo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jaehyouk","family":"Choi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2015816"},{"key":"ref3","first-page":"142c","article-title":"A 450-fs Jitter PVT-Robust Fractional-Resolution Injection-Locked Clock Multiplier Using a DLL-Based Calibrator with Replica-Delay-Celis","author":"kim","year":"2015","journal-title":"IEEE Symp on VLSI Circuits"},{"key":"ref6","first-page":"188","article-title":"A 6.75-to-8.25GHz 2.25mW 190fsrms Integrated-Jitter PVT-Insensitive Injection-Locked Clock Multiplier Using All-Digital Continuous Frequency-Tracking Loop in 65nm CMOS","author":"elkholy","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"414","article-title":"A Divider-Less Sub-Harmonically Injection-Locked PLL with Self-Adjusted Injection Timing","author":"lee","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","first-page":"266","article-title":"A 0.0066mm’ 780µW Fully Synthesizable PLL with a Current-Output DAC and an Interpolative Phase-Coupled Oscillator Using Edge-Injection Technique","author":"deng","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"248","article-title":"A 0.022nnnn2 970µW Dual-Loop Injection-Locked PLL with ?243dB FOM Using Synthesizable All-Digital PVT Calibration Circuits","author":"deng","year":"2013","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2016 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2016,1,31]]},"end":{"date-parts":[[2016,2,4]]}},"container-title":["2016 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7405163\/7417881\/7417973.pdf?arnumber=7417973","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T19:59:37Z","timestamp":1475179177000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7417973\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2016.7417973","relation":{},"subject":[],"published":{"date-parts":[[2016,1]]}}}