{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:28:29Z","timestamp":1750213709197},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/isscc.2016.7418031","type":"proceedings-article","created":{"date-parts":[[2016,3,25]],"date-time":"2016-03-25T16:32:21Z","timestamp":1458923541000},"page":"310-312","source":"Crossref","is-referenced-by-count":21,"title":["17.3 A reconfigurable dual-port memory with error detection and correction in 28nm FDSOI"],"prefix":"10.1109","author":[{"given":"Mahmood","family":"Khayatzadeh","sequence":"first","affiliation":[]},{"given":"Mehdi","family":"Saligane","sequence":"additional","affiliation":[]},{"given":"Jingcheng","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Massimo","family":"Alioto","sequence":"additional","affiliation":[]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"230","article-title":"A 4.6GHz 162Mb SRAM design in 22nm trigate CMOS technology with integrated active VMIN enhancing assist circuitry","author":"karl","year":"2012","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062936"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757419"},{"key":"ref2","article-title":"A 0.6V 1.5GHz 84Mb SRAM Design in 14nm FinFET CMOS Technology","author":"karl","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242497"}],"event":{"name":"2016 IEEE International Solid-State Circuits Conference (ISSCC)","start":{"date-parts":[[2016,1,31]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2016,2,4]]}},"container-title":["2016 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7405163\/7417881\/7418031.pdf?arnumber=7418031","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T20:07:06Z","timestamp":1475179626000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7418031\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2016.7418031","relation":{},"subject":[],"published":{"date-parts":[[2016,1]]}}}