{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:27:02Z","timestamp":1772119622710,"version":"3.50.1"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/isscc.2016.7418039","type":"proceedings-article","created":{"date-parts":[[2016,3,25]],"date-time":"2016-03-25T16:32:21Z","timestamp":1458923541000},"page":"326-327","source":"Crossref","is-referenced-by-count":14,"title":["19.2 A 0.2-to-1.45GHz subsampling fractional-N all-digital MDLL with zero-offset aperture PD-based spur cancellation and in-situ timing mismatch detection"],"prefix":"10.1109","author":[{"given":"Somnath","family":"Kundu","sequence":"first","affiliation":[]},{"given":"Bongjin","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Chris H.","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176995"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177036"},{"key":"ref6","first-page":"252","article-title":"A 0.048mm23mW Synthesizable Fractional-N PLL with a Soft Injection-Locking Technique","author":"deng","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"272","article-title":"A Programmable Adaptive Phase-Shifting PLL for Enhancing Clock Data Compensation Under Resonant Supply Noise","author":"jiao","year":"2011","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342700"},{"key":"ref1","first-page":"360","article-title":"A 1.7GHz MOLL-Based Fractional-N Frequency Synthesizer with 1.4ps RMS Integrated Jitter and 3mW Power Using a 1b TDC","author":"marucci","year":"2014","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2016 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2016,1,31]]},"end":{"date-parts":[[2016,2,4]]}},"container-title":["2016 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7405163\/7417881\/7418039.pdf?arnumber=7418039","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T20:07:12Z","timestamp":1475179632000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7418039\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2016.7418039","relation":{},"subject":[],"published":{"date-parts":[[2016,1]]}}}