{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T16:18:33Z","timestamp":1776442713739,"version":"3.51.2"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/isscc.2016.7418041","type":"proceedings-article","created":{"date-parts":[[2016,3,25]],"date-time":"2016-03-25T20:32:21Z","timestamp":1458937941000},"page":"330-331","source":"Crossref","is-referenced-by-count":22,"title":["19.4 A 0.17-to-3.5mW 0.15-to-5GHz SoC PLL with 15dB built-in supply noise rejection and self-bandwidth control in 14nm CMOS"],"prefix":"10.1109","author":[{"given":"Kuan-Yueh James","family":"Shen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Syed Feruz Syed","family":"Farooq","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongping","family":"Fan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Khoa Minh","family":"Nguyen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qi","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amr","family":"Elshazly","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nasser","family":"Kurd","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757430"},{"key":"ref3","first-page":"268","article-title":"A 0.012mm2 3.1 mW Bang-Bang Digital Fractional-N PLL with a Power-Supply-Noise Cancellation Technique and a Walking-One-Phase-Selection Fractional Frequency Divider","author":"liu","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"450","article-title":"A 1.22ps Integrated-Jitter 0.25-to-4GHz Fractional-N ADPLL in 16nm FinFET CMOS","author":"tsai","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"3.7.1","article-title":"A 14nm Logic Technology Featuring 2nd-Generation FinFET, Air-Gapped Interconnects, Self-Aligned Double Patterning and a 0.0588 µm2 SRAM Cell Size","author":"natarajan","year":"2014","journal-title":"IEDM Dig Tech Papers"},{"key":"ref8","first-page":"52","article-title":"A 12-Gb\/s Transceiver in 32-nm Bulk CMOS","author":"joshi","year":"2009","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063120"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746233"},{"key":"ref1","first-page":"112","article-title":"Haswell: A Family of IA 22nm Processors","author":"kurd","year":"2014","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2016 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2016,1,31]]},"end":{"date-parts":[[2016,2,4]]}},"container-title":["2016 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7405163\/7417881\/7418041.pdf?arnumber=7418041","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,30]],"date-time":"2016-09-30T00:07:13Z","timestamp":1475194033000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7418041\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isscc.2016.7418041","relation":{},"subject":[],"published":{"date-parts":[[2016,1]]}}}