{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:18:33Z","timestamp":1729631913246,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/isscc.2016.7418044","type":"proceedings-article","created":{"date-parts":[[2016,3,25]],"date-time":"2016-03-25T20:32:21Z","timestamp":1458937941000},"page":"336-337","source":"Crossref","is-referenced-by-count":2,"title":["19.7 A 65nm CMOS ADPLL with 360\u00b5W 1.6ps-INL SS-ADC-based period-detection-free TDC"],"prefix":"10.1109","author":[{"given":"Akihide","family":"Sai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satoshi","family":"Kondo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tuan Thanh","family":"Ta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hidenori","family":"Okuni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masanori","family":"Furuta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tetsuro","family":"Itakura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"867","DOI":"10.1109\/JSSC.2014.2385753","article-title":"A 3.7 mW Low-Noise Wide-Bandwidth 4.5 GHz Digital Fractional-N PLL Using Time Amplifier-Based TDC","volume":"50","author":"lee","year":"2015","journal-title":"IEEE J Solid State Circuits"},{"key":"ref3","first-page":"468","article-title":"A 3.5GHz Wide band ADPLL with Fractional Spur Suppression Through TDC Dithering and Feedforward Compensation","author":"wu","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"280","article-title":"A 0.6V 1.17ps PVT-Tolerant and Synthesizable Time-to-Digital Converter Using Stochastic Phase Interpolation with 16x Spatial Redundancy in 14nm FinFET Technology","author":"kim","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658465"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028753"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.823449"}],"event":{"name":"2016 IEEE International Solid-State Circuits Conference (ISSCC)","start":{"date-parts":[[2016,1,31]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2016,2,4]]}},"container-title":["2016 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7405163\/7417881\/7418044.pdf?arnumber=7418044","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T09:19:40Z","timestamp":1498295980000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7418044\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2016.7418044","relation":{},"subject":[],"published":{"date-parts":[[2016,1]]}}}