{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T05:44:00Z","timestamp":1743486240551},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/isscc.2016.7418111","type":"proceedings-article","created":{"date-parts":[[2016,3,25]],"date-time":"2016-03-25T20:32:21Z","timestamp":1458937941000},"page":"470-472","source":"Crossref","is-referenced-by-count":3,"title":["27.8 A 0.076mm2 12b 26.5mW 600MS\/s 4\u00d7-interleaved subranging SAR-\u0394\u03a3 ADC with on-chip buffer in 28nm CMOS"],"prefix":"10.1109","author":[{"given":"Alessandro","family":"Venca","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nicola","family":"Ghittori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alessandro","family":"Bosi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Claudio","family":"Nani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373386"},{"key":"ref3","first-page":"180","article-title":"A 480mW 2.6GS\/s 10b 65nm CMOS Time-Interleaved ADC with 48.5dB SNDR up to Nyquist","author":"doris","year":"2011","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063126"},{"key":"ref5","first-page":"82","article-title":"A 600mW 30mW 0.13?m CMOS ADC Array Achieving Over 60dB SFDR with Adaptive Digital Equalization","author":"liu","year":"2009","journal-title":"ISSCC Dig Tech"},{"key":"ref8","first-page":"286","article-title":"A 90dB-SFDR 14b 500MS\/S BiCMOS Switched-Current Pipelined ADC","author":"ei-chammas","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746274"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858451"},{"key":"ref1","first-page":"200","article-title":"A 1.5mW 68dB SNDR 80MS\/s 2× Interleaved SAR-Assisted Pipelined ADC in 28nm CMOS","author":"van der goes","year":"2014","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2016 IEEE International Solid-State Circuits Conference (ISSCC)","start":{"date-parts":[[2016,1,31]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2016,2,4]]}},"container-title":["2016 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7405163\/7417881\/7418111.pdf?arnumber=7418111","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T23:47:17Z","timestamp":1475192837000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7418111\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isscc.2016.7418111","relation":{},"subject":[],"published":{"date-parts":[[2016,1]]}}}